• Home >
  • Lattice Solutions

Lattice Solutions

Everything you need to quickly and easily complete your design

Share This Result >

Narrow Your Results



Solution Type
Device Support
Tags
Providers
Clear All
  • Image Signal Processing IP Cores Suite

    IP Core

    Image Signal Processing IP Cores Suite

    The Lattice mVision ISP IP Core implements ISP pipelines for image quality enhancements in embedded designs based on Lattice FPGA devices.
    CrossLink-NX, Certus-NX, CertusPro-NX, Avant-E 
    AXI, AXI-Stream, AXI-Lite Interface, AWB, Camera, CCM, CFA Interpolation, Debayer, Image Processing, Image Signal Processing, Lattice mVision, RGB 
    Image Signal Processing IP Cores Suite
  • eUSB 3.1 Gen 1 Device Controller IP Core (eUSB31SF)

    IP Core

    eUSB 3.1 Gen 1 Device Controller IP Core (eUSB31SF)

    This IP core solution uses the CL-NX FPGA’s built-in transceiver for USB 3.1 and ULPI PHY for USB 2.0. It supports SuperSpeed, High Speed and Full Speed modes.
    CrossLink-NX 
    ARM, RISC-V, Soft Processor, FMC, AHB, AHB-Lite, AXI, USB Type-C, USB3, USB2, ULPI 
    eUSB 3.1 Gen 1 Device Controller IP Core (eUSB31SF)
  • RISC-V Single Core Linux (SCL) Processor

    IP Core

    RISC-V Single Core Linux (SCL) Processor

    RISC-V Single Core Linux processor includes everything required for running Linux on Lattice FPGAs and supports the RV32IMAC and RV32GC architecture.
    CertusPro-NX 
    RISC-V, Soft Processor, DDR Memories, AHB, AHB-Lite, AMBA, AXI, GPIO Control, UART 
    RISC-V Single Core Linux (SCL) Processor
  • USB 2.0 Device Controller IP Core (USB20SF)

    IP Core

    USB 2.0 Device Controller IP Core (USB20SF)

    USB20SF IP core provides FIFO interface for Data Endpoints while AHB Lite interface for Control Endpoint. This IP core supports High Speed and Full Speed modes
    CrossLink-NX 
    ARM, RISC-V, Soft Processor, FMC, AHB, AHB-Lite, AXI, Camera, ULPI, USB2 
    USB 2.0 Device Controller IP Core (USB20SF)
  • Ikva ML Accelerator IP Core

    IP Core

    Ikva ML Accelerator IP Core

    Powerful, scalable ML accelerator supporting 8-bit CNNs and 1-bit Binarized Neural Networks (BNNs), a rich software stack and computer vision models.
    CrossLink-NX 
    Audio AI, Machine Learning/AI, Object Counting, Object Detection, Object Identification, Object Tracking, RISC-V, AXI 
    Ikva ML Accelerator IP Core
  • RPC DRAM Controller

    IP Core

    RPC DRAM Controller

    Implements an FPGA-based RPC DRAM Memory Controller. Up to 400 MHz / 800 Mbps with memory data path widths of -16, and -32 bits - AXI interface.
    ECP5 / ECP5-5G 
    DDR SDRAM, AXI 
    RPC DRAM Controller
  • Adjustable Counter Clock

    IP Core

    Adjustable Counter Clock

    The adjustable clock IP is a counter clock that can be adjusted with offset and drift corrections to follow another clock.
    Certus-NX, CertusPro-NX, ECP5 / ECP5-5G 
    IEEE1588, AXI, Time Synchronization 
    Adjustable Counter Clock
  • DPC CCM – Color correction

    IP Core

    DPC CCM – Color correction

    DPC CCM is designed to reduce the difference between the spectral characteristics of an image sensor and the spectral response of the human eye.
    ECP5 / ECP5-5G, CrossLink 
    RISC-V, AXI, Image Processing, Video Tx/Rx, Embedded Ram 
    DPC CCM – Color correction
  • DPC Color Conversion

    IP Core

    DPC Color Conversion

    DPC Color Conversion allows real-time conversion of the RGB colour space into the YCbCr colour space.
    ECP5 / ECP5-5G, CrossLink 
    RISC-V, AXI, Image Processing, Video Tx/Rx, Embedded Ram 
    DPC Color Conversion
  • DPC Convolution 3x3

    IP Core

    DPC Convolution 3x3

    DPC Conv3x3 applies a kernel to a video stream, in real time, in order to obtain spatial filtering such as Sobel, Gaussian, Laplacian and more.
    ECP5 / ECP5-5G, CrossLink 
    RISC-V, AXI, Image Processing, Video Tx/Rx, Embedded Ram 
    DPC Convolution 3x3
  • DPC Debayer

    IP Core

    DPC Debayer

    DPC Debayer reconstructs RGB images, in real time, from RAW data captured by an image sensor.
    ECP5 / ECP5-5G, CrossLink 
    RISC-V, AXI, Image Processing, Video Tx/Rx, Embedded Ram 
    DPC Debayer
  • DPC Defective Pixel Correction

    IP Core

    DPC Defective Pixel Correction

    DPC Defective detects and corrects defective pixels in applications with a Bayer pattern image sensor.
    ECP5 / ECP5-5G, CrossLink 
    RISC-V, AXI, Image Processing, Video Tx/Rx, Embedded Ram 
    DPC Defective Pixel Correction
  • DPC Gamma RGB

    IP Core

    DPC Gamma RGB

    DPC Gamma RGB is the IP dedicated to correcting, in real time, the gamma transformation curve of an incoming video stream.
    ECP5 / ECP5-5G, CrossLink 
    RISC-V, AXI, Image Processing, Video Tx/Rx, Embedded Ram 
    DPC Gamma RGB
  • DPC HDR

    IP Core

    DPC HDR

    DPC HDR obtains an HDR (High Dynamic Range) output stream from two separate input streams (high exposure and low exposure).
    ECP5 / ECP5-5G, CrossLink 
    RISC-V, AXI, Image Processing, Video Tx/Rx, Embedded Ram 
    DPC HDR
  • DPC Statistics RGB

    IP Core

    DPC Statistics RGB

    DPC Statistics RGB provides, for each frame, the histograms of the R, G and B channels.
    ECP5 / ECP5-5G, CrossLink 
    RISC-V, AXI, Image Processing, Video Tx/Rx, Embedded Ram 
    DPC Statistics RGB
  • DPC Statistics YCbCr

    IP Core

    DPC Statistics YCbCr

    DPC Statistics YCbCr provides, for each frame, the histograms of the Y, Cb and Cr channels.
    ECP5 / ECP5-5G, CrossLink 
    RISC-V, AXI, Image Processing, Video Tx/Rx, Embedded Ram 
    DPC Statistics YCbCr
  • DPC Subsampler 4:2:2

    IP Core

    DPC Subsampler 4:2:2

    DPC Subsampler422 is a simple IP block for real-time conversion of a YCbCr 4:4:4 video stream to a YCbCr 4:2:2 stream.
    ECP5 / ECP5-5G, CrossLink 
    RISC-V, AXI, Image Processing, Video Tx/Rx, Embedded Ram 
    DPC Subsampler 4:2:2
  • Time Sensitive Networking (TSN) End Node

    IP Core

    Time Sensitive Networking (TSN) End Node

    The Time Sensitive Networking (TSN) End Node IP supports scheduling, priority queues, credit shaping, cyclic forwarding and preemption.
    Certus-NX, CertusPro-NX, ECP5 / ECP5-5G 
    IEEE1588, IEEE802.1, Data Communication, Ethernet, IEEE 802.3, AXI, TSN 
    Time Sensitive Networking (TSN) End Node
  • Time Sensitive Networking (TSN) Network Node

    IP Core

    Time Sensitive Networking (TSN) Network Node

    Time Sensitive Networking (TSN) Switched End Node IP supports 3 Ports, scheduling, priority queues, credit shaping, redundancy, cyclic forwarding and preemption
    Certus-NX, CertusPro-NX, ECP5 / ECP5-5G 
    IEEE1588, IEEE802.1, Data Communication, Ethernet, IEEE 802.3, AXI, TSN 
    Time Sensitive Networking (TSN) Network Node
  • 16PP194 and H009 IP Cores

    IP Core

    16PP194 and H009 IP Cores

    For use in legacy weapons applications, Sital’s IPH9194D IP core provides solutions for the GD WMUX (16PP194) and McDonnell-Douglas H009 data bus protocols
    Certus-NX, LatticeXP2, ECP5 / ECP5-5G, LatticeECP2/M 
    16PP194 and H009, Cyber Authentication, Wire Fault Detection, DO-254 and DO-178, AXI, Bus Controllers, SPI, Security, Embedded Ram 
    16PP194 and H009 IP Cores
    • Page 1 of 2
    First Previous
    1 2
    		Next Last

    About Us

    Sales

    Support

     
     
     
     
     
    Lattice QR code