Smart Munitions

Increased Autonomy with Sensor Fusion

Related Products


Newsletter Subscription

Launched from various platforms, smart munitions are advanced systems that rely on sophisticated sensors and signal processing to offer a wide variety of functions and features from GPS-denied environments to autonomous detection and classification. Lattice FPGAs implement complex signal processing algorithms including object detection and classification and enable seamless sensor connectivity and management of data secure data flow to a wide variety of sensors and handle secure, anti-tamper communication and control. 

  • Low power FPGAs to meet extended temperature and other harsh environmental constraints
  • Industry leading fast, secure boot with state of the art security and robust encryption to meet domain specific safety, security and reliability requirements
  • Sophisticated tool flow with redundancy, isolation design flow in support of Design Assurance Levels.

Features

  • Lattice FPGAs with small form factor, low power deliver a robust sensor and signal processing solution with adaptable parallel / serial interfaces and high speed transceiver connections to analog front ends while meeting SWaP-C requirements.
  • Industry leading advanced security features including AES256-GCM, ECDSA 256-521 & RSA 2048-4096 with post quantum resilience, anti-tamper and hardened PUF to secure bitstream and user data and support upgradability to tackle future needs and evolving threats.
  • State of the art security features including industry’s fastest secure boot and hardware security measures enable robust security protocols withing the constrained environment and reliable operation at extremely high speeds.

Jump to

Example-Applications

Actuator controlExpand Image

Actuator Control

  • Single-chip non-volatile FPGAs with 2ms bitstream verification, authentication and boot-up time
  • Embedded A/D converters for sensor fusion, feedback and sensing
  • Packages as small as 6x6 mm, and in ball-pitch options of 0.5 and 0.8 mm 
TelemetryExpand Image

Telemetry

  • Power efficient, highly reliable system control and monitoring
  • Optimum integration level with embedded MCU and ADCs
  • Utmost control and flexibility in sense and control of rea-time data
Trigger SystemsExpand Image

Trigger

  • Critical bitstream verification and safety compliance
  • ECDSA bitstream authentication, coupled with robust AES-256 encryption
  • Robust flash-based FPGAs ideal for sensor processing and control

Reference Design

Redundant Power Supply Management

Reference Design

Redundant Power Supply Management

Uses a Lattice Power Manager II device to achieve Redundant Power Supply Management using the power supply OR’ing technique
Power Manager II 
Mixed-Signal, Power Management, Guidance Systems, Defense, SDR, Smart munitions 
Redundant Power Supply Management
Sensor Interfacing and Preprocessing

Reference Design

Sensor Interfacing and Preprocessing

Aggregates data from multiple I2C interfaces and performs preprocessing like buffering, timestamping and complex event triggering based on data analysis.
iCE40 UltraPlus, iCE40 Ultra / UltraLite, iCE40 LP/HX 
Accelerometer, Compass, Gyroscope, I2C, IrDA, Pressure Sensor, Signal Aggregation, SPI, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Guidance Systems, Space, Satellite Communications, Launchers, Smart munitions, Avionics 
Sensor Interfacing and Preprocessing
Simple Sigma-Delta ADC

Reference Design

Simple Sigma-Delta ADC

Implements an Analog-to-Digital (ADC) using on-FPGA differntial LVDS inputs (or inexpensive analog comparitor). Save cost by eliminating external ADC devices.
MachXO, MachXO2, LatticeXP2, iCE40 UltraPlus 
ADC/DAC, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Guidance Systems, Smart munitions 
Simple Sigma-Delta ADC
SPI Slave to PWM Generation Reference Design

Reference Design

SPI Slave to PWM Generation Reference Design

Sets the frequency and duty cycle of a PWM (Pulse-Width Modulator) using data from an external SPI master.
MachXO2, iCE40 UltraPlus 
SPI, PWM, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Guidance Systems, Space, Satellite Communications, Launchers, Smart munitions 
SPI Slave to PWM Generation Reference Design
I2C Slave Peripheral using Embedded Function Block

Reference Design

I2C Slave Peripheral using Embedded Function Block

Ready to use RTL code segment that implements intuitive interface between an external I2C master and the MachXO2 internal registers or memory extension in XO2
MachXO2, MachXO3 
Bus Controllers, I2C, TOR Switch, Guidance Systems, Smart munitions 
I2C Slave Peripheral using Embedded Function Block
Show More

Demo

Power Sequencing with Fault Logging Demo

Demo

Power Sequencing with Fault Logging Demo

Uses L-ASC10 to monitor, sequence four separate Power Planes from a central control point. Logs faults with timestamps. Expandable.
Platform Manager 2 & L-ASC10, MachXO3 
Mixed-Signal, Power Management, TOR Switch, Guidance Systems, 5G, Defense, SDR, Smart munitions 
Power Sequencing with Fault Logging Demo

IP Cores

FFT Compiler IP Core

IP Core

FFT Compiler IP Core

The FFT Compiler IP Core can be configured to perform forward FFT, inverse FFT (IFFT), or port selectable forward/inverse FFT.
ECP5 / ECP5-5G, LatticeECP3, LatticeECP2/M, Certus-NX, CertusPro-NX, MachXO5-NX, CrossLink-NX, Avant-E, Avant-G, Avant-X, Certus-N2 
Data Communication, DSP, Guidance Systems, Automotive, DSP Bundle, SDR, Smart munitions 
FFT Compiler IP Core
FIR Filter Generator IP Core

IP Core

FIR Filter Generator IP Core

This IP core is a widely configurable, multi-channel FIR filter, implemented using high performance sysDSP™ blocks available in Lattice devices.
ECP5 / ECP5-5G, LatticeECP3, LatticeXP2, CrossLink-NX, Certus-NX, CertusPro-NX, MachXO5-NX, Avant-E, Avant-G, Avant-X, Certus-N2 
DSP, Guidance Systems, Automotive, DSP Bundle, SDR, Smart munitions 
FIR Filter Generator IP Core
PCI Express x1, x4 Root Complex Lite IP Core

IP Core

PCI Express x1, x4 Root Complex Lite IP Core

Provides a PCI Express x1 and x4 root complex solution from the electrical SERDES interface, physical layer, data link layer and a minimum transaction layer in PCIe protocol stack
ECP5 / ECP5-5G, LatticeECP3, LatticeECP2/M 
PCIe, Guidance Systems, Automotive, PCIe Bundle, SDR, Smart munitions 
PCI Express x1, x4 Root Complex Lite IP Core
Byte to Pixel Converter IP Core

IP Core

Byte to Pixel Converter IP Core

Byte-to-Pixel Converter IP converts CSI-2/DSI standard based video payload packets from D-PHY Receiver Module output to pixel format.
Certus-N2, Avant-E, Avant-G, Avant-X, MachXO5-NX, CrossLink-NX, Certus-NX, CertusPro-NX 
MIPI, Modular MIPI/D-PHY, Parallel Video, Video Tx/Rx, Lattice mVision, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Guidance Systems, Automotive, Space, MIPI Bundle, Lattice Drive, Satellite Communications, Launchers, Smart munitions 
Byte to Pixel Converter IP Core
CSI-2/DSI D-PHY Transmitter IP Core

IP Core

CSI-2/DSI D-PHY Transmitter IP Core

The CSI-2/DSI D-PHY Transmitter Submodule IP is for applications requiring D-PHY transmitter in the FPGA logic & supports both high-speed & low power modes
Avant-E, Avant-G, Avant-X, CrossLink-NX, Certus-NX, CertusPro-NX, MachXO5-NX, Certus-N2 
CSI-2, DSI, MIPI, Modular MIPI/D-PHY, Video Tx/Rx, Lattice mVision, AR / VR & Drones, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Guidance Systems, Automotive, Space, MIPI Bundle, Lattice Drive, Satellite Communications, Launchers, Smart munitions 
CSI-2/DSI D-PHY Transmitter IP Core
Show More

Development Kits & Boards

ECP5 Versa Development Kit

Board

ECP5 Versa Development Kit

Evaluate and develop for key connectivity features of the ECP5 FPGA, including PCI Express, Gigabit Ethernet, DDR3 and generic SERDES, includes numerous demos.
ECP5 / ECP5-5G 
Data Communication, Ethernet, PCIe, SERDES, SMA, Versa Connector, DDR SDRAM, TOR Switch, Guidance Systems, Smart munitions 
ECP5 Versa Development Kit
ECP5-5G Versa Development Kit

Board

ECP5-5G Versa Development Kit

Evaluate and develop for key connectivity features of the ECP5-5G FPGA, including PCI Express, Gigabit Ethernet, DDR3 and 5G SERDES, includes numerous demos.
ECP5 / ECP5-5G 
Data Communication, Ethernet, PCIe, SERDES, SMA, Versa Connector, DDR SDRAM, Guidance Systems, Smart munitions 
ASC Bridge Board

Board

ASC Bridge Board

Interface with multiple (1-3) L-ASC10 Evaluation boards for rapid prototyping, development and testing of Power Management tasks
Platform Manager 2 & L-ASC10 
Mixed-Signal, Power Management, RS-232, Versa Connector, TOR Switch, Guidance Systems, Smart munitions 
ASC Bridge Board
L-ASC10 Breakout Board

Board

L-ASC10 Breakout Board

A versatile hardware platform for evaluating and designing with L-ASC10 devices. Connect and control with FPGAs via the ASC Bridge board.
Platform Manager 2 & L-ASC10 
Mixed-Signal, Power Management, RS-232, TOR Switch, Guidance Systems, Smart munitions 
L-ASC10 Breakout Board
POWR1014A Breakout Board

Board

POWR1014A Breakout Board

Support Discontinued - For Reference Only
Power Manager II 
Breakout, Mixed-Signal, Power Management, TOR Switch, Guidance Systems, Smart munitions 
POWR1014A Breakout Board
Show More

Documentation

Quick Reference
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus Platform
FPGA-TN-02076 2.3 10/13/2025 PDF 806.2 KB
Multi-Boot User Guide for Nexus Platform
FPGA-TN-02145 2.4 8/27/2025 PDF 1.4 MB
Implementing JOTP-051-Compliant Safety Features in Lattice FPGAs
FPGA-TN-02150 1.1 3/15/2021 PDF 855.2 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus Platform
FPGA-TN-02076 2.3 10/13/2025 PDF 806.2 KB
Multi-Boot User Guide for Nexus Platform
FPGA-TN-02145 2.4 8/27/2025 PDF 1.4 MB
Implementing JOTP-051-Compliant Safety Features in Lattice FPGAs
FPGA-TN-02150 1.1 3/15/2021 PDF 855.2 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

ABOUT LATTICE

SALES

SUPPORT

FOLLOW