Lattice Solutions

Everything you need to quickly and easily complete your design

Share This Result >

Narrow Your Results



Solution Type



Device Support













Tags












































Providers

Clear All
  • MIPI DSI/CSI-2 to Parallel Bridge Reference Design

    Reference Design

    MIPI DSI/CSI-2 to Parallel Bridge Reference Design

    MIPI to Parallel allows quick interface between a processor and a display using RGB; or between a camera and a processor with a Parallel interface.
    MIPI DSI/CSI-2 to Parallel Bridge Reference Design
  • Parallel to MIPI CSI-2 / DSI Display Interface Bridge Reference Design

    Reference Design

    Parallel to MIPI CSI-2 / DSI Display Interface Bridge Reference Design

    Lattice Parallel to MIPI CSI-2/DSI Display Interface Bridge Reference Design supports low-power (LP) mode during vertical and horizontal blanking.
    Parallel to MIPI CSI-2 / DSI Display Interface Bridge Reference Design
  • Lattice mVision AR0234 VIP Sensor Input Board

    Board

    Lattice mVision AR0234 VIP Sensor Input Board

    Complements Embedded Vision Development Kit with OnSemi AR0234CS 1 / 2.6”, 2MP MIPI Global Shutter sensor module
    Lattice mVision AR0234 VIP Sensor Input Board
  • UPduino v3.1

    Board

    UPduino v3.1

    The UPDuino v3.1 is a small low-cost board featuring the Lattice iCE40 UltraPlus (ICE40UP5K) and an on-board FPGA programmer, flash, and LED with all FPGA pins.
    UPduino v3.1
  • Image Sensor Bridge

    Reference Design

    Image Sensor Bridge

    Interfaces a CMOS camera to a Digital Video Port (DVP) for a low-power low-footprint solution.
    Image Sensor Bridge
  • Video Frame Buffer IP Core

    IP Core

    Video Frame Buffer IP Core

    The Video Frame Buffer IP core buffers video data in external memory to be displayed on output devices such as computer monitors, projectors, etc
    Video Frame Buffer IP Core
  • Tri-Rate Serial Digital Interface Physical Layer

    IP Core

    Tri-Rate Serial Digital Interface Physical Layer

    A complete SDI PHY SERDES-based interface bridging high-speed SDI serial data to formatted parallel video data. Compliant to numerous SMPTE standards.
    Tri-Rate Serial Digital Interface Physical Layer
  • MIPI CSI-2 Transmit Bridge

    Reference Design

    MIPI CSI-2 Transmit Bridge

    Enables bridging of image inputs like subLVDS or HiSPI to MIPI CSI-2. Up to 4 lanes at 900 Mbps per lane
    MIPI CSI-2 Transmit Bridge
  • Aptina HiSPi to Parallel Sensor Bridge

    Reference Design

  • Dual HiSPi Sensor Interface Bridge

    Reference Design

    Dual HiSPi Sensor Interface Bridge

    Merges two video streams into a single one. Supports multiple sensor types - HiSpi, sub-LVDS or Parallel
    Dual HiSPi Sensor Interface Bridge
  • Panasonic Area Sensor-to-Parallel Bridge

    Reference Design

    Panasonic Area Sensor-to-Parallel Bridge

    Converts sub-LVDS video data to a parallel format. Targeted to Panasonic MN34041 or MN34081, but adaptable to other sensors.
    Panasonic Area Sensor-to-Parallel Bridge
  • 7:1 LVDS Video Interface for MachXO2/3 and ECP5

    Reference Design

    7:1 LVDS Video Interface for MachXO2/3 and ECP5

    Implements standard 7:1 LVDS interfaces using the FPGA I/O structure
    7:1 LVDS Video Interface for MachXO2/3 and ECP5
  • Sony subLVDS to Parallel Bridge

    Reference Design

    Sony subLVDS to Parallel Bridge

    Provides a bridge from subLVDS sensors to parallel data for futher processing.
    Sony subLVDS to Parallel Bridge
  • Display Interface Multiplexer

    IP Core

    Display Interface Multiplexer

    Select asynchronous LVDS video streams (OpenLDI or FPD-link or DFP) for output by first converting them to parallel, multiplexing and reconverting to serial.
    Display Interface Multiplexer
  • Multi-Rate Serial Digital Interface PHY Layer

    IP Core

    Multi-Rate Serial Digital Interface PHY Layer

    A complete SDI PHY interface that connects high-speed SDI serial data to formatted parallel data. It supports SMPTE standards
    Multi-Rate Serial Digital Interface PHY Layer
  • MIPI DSI to RGB Display Interface Bridge

    IP Core

    MIPI DSI to RGB Display Interface Bridge

    Archived IP - Use newer Modular MIPI/D-PHY IP for this function. Bridges MIPI DSI data to an RGB/CMOS display.
    MIPI DSI to RGB Display Interface Bridge
  • Page 1 of 2
    First Previous
    1 2
    Next Last