Lattice Solutions

Everything you need to quickly and easily complete your design

Share This Result >

Narrow Your Results



Solution Type



Device Support










Tags













































Providers

Clear All
  • CSI-2/DSI D-PHY Receiver

    IP Core

  • MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge for CertusPro-NX

    Reference Design

    MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge for CertusPro-NX

    Modular MIPI/D-PHY Reference Design - MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge reference design takes DSI or CSI-2 MIPI data and converts them to OpenLDI format on LVDS.
    MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge for CertusPro-NX
  • N Input to 1 Output MIPI CSI-2 Side-by-Side Aggregation with CertusPro-NX

    Reference Design

    N Input to 1 Output MIPI CSI-2 Side-by-Side Aggregation with CertusPro-NX

    Modular MIPI/D-PHY Reference Design - Multiple channel image data concatenated horizontally line by line and offers up to eight-channel aggregation.
    N Input to 1 Output MIPI CSI-2 Side-by-Side Aggregation with CertusPro-NX
  • SLVS-EC to MIPI CSI-2 with CertusPro-NX

    Reference Design

    SLVS-EC to MIPI CSI-2 with CertusPro-NX

    Modular MIPI/D-PHY Reference Design - Support advance camera and display interconnections in mobile devices that enable higher performance sensor with optimized power.
    SLVS-EC to MIPI CSI-2 with CertusPro-NX
  • MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge

    Reference Design

    MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge

    Modular MIPI/D-PHY Reference Design - Complete solution integrates the Byte to Pixel Converter, CSI-2/DSI D-PHY Receiver and FPD-LINK (OpenLDI) Transmitter
    MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge
  • MIPI DSI/CSI-2 to Parallel Bridge Reference Design

    Reference Design

    MIPI DSI/CSI-2 to Parallel Bridge Reference Design

    Modular MIPI/D-PHY Reference Design - Converts MIPI CSI-2 input to Parallel data type output
    MIPI DSI/CSI-2 to Parallel Bridge Reference Design
  • Parallel to MIPI CSI-2 / DSI Display Interface Bridge Reference Design

    Reference Design

  • MAS LIFCL Evaluation Board

    Board

    MAS LIFCL Evaluation Board

    This modular, flexible and easy-to-use CrossLink-NX 17 board is designed for video applications, including CSI2 MIPI, LVDS HDMI (through PMOD).
    MAS LIFCL Evaluation Board
  • iCE40 UltraPlus MDP

    Board

    iCE40 UltraPlus MDP

    Evaluation and development board with 4 iCE40 UltraPlus FPGAs, loaded with mobile applications interfaces (camera, microphones, display, accelerometer, etc)
    iCE40 UltraPlus MDP
  • Graphics Acceleration

    Reference Design

    Graphics Acceleration

    Enables a processor to save power in sleep mode while the low-power iCE40 UltraPlus drives a mobile DSI display, and monitors for wake-up signals.
    Graphics Acceleration
  • MIPI DSI Receive Bridge

    Reference Design

    MIPI DSI Receive Bridge

    Allows an AP (Application Processor) or other DSI source to interface to a non-DSI (such as LVDS) display. Up to 4 data lanes at 900 Mbps per lane
    MIPI DSI Receive Bridge
  • iCE40 Ultra Wearable Development Platform

    Board

    iCE40 Ultra Wearable Development Platform

    Peripheral and sensor-rich development platform with iCE 40 Ultra and MachXO2 in a wearable watch form factor.
    iCE40 Ultra Wearable Development Platform
  • 1 Input to 1 Output MIPI DSI Display Interface Bridge

    IP Core

    1 Input to 1 Output MIPI DSI Display Interface Bridge

    Archived IP - Use newer Modular MIPI/D-PHY IP for this function. MIPI DSI to MIPI DSI pass through for updated DCS config, scaling / cropping, or as a redriver.
    1 Input to 1 Output MIPI DSI Display Interface Bridge
  • 1 Input to 2 Output MIPI DSI Display Splitter Bridge

    IP Core

    1 Input to 2 Output MIPI DSI Display Splitter Bridge

    Archived IP - Use newer Modular MIPI/D-PHY IP for this function. Expands the number of display interfaces supported by an Application Processor.
    1 Input to 2 Output MIPI DSI Display Splitter Bridge
  • 1:2 MIPI DSI Display Interface Bandwidth Reducer

    IP Core

    1:2 MIPI DSI Display Interface Bandwidth Reducer

    Archived IP - Use newer Modular MIPI/D-PHY IP for this function. Bridges an input video stream into two streams or one lower-resolution stream.
    1:2 MIPI DSI Display Interface Bandwidth Reducer
  • MIPI DSI to OpenLDI LVDS Display Interface Bridge

    IP Core

    MIPI DSI to OpenLDI LVDS Display Interface Bridge

    Archived IP - Use newer Modular MIPI/D-PHY IP for this function. Bridges MIPI DSI data to an OpenLDI/LVDS display.
    MIPI DSI to OpenLDI LVDS Display Interface Bridge
  • MIPI DSI to RGB Display Interface Bridge

    IP Core

    MIPI DSI to RGB Display Interface Bridge

    Archived IP - Use newer Modular MIPI/D-PHY IP for this function. Bridges MIPI DSI data to an RGB/CMOS display.
    MIPI DSI to RGB Display Interface Bridge
  • Page 1 of 2
    First Previous
    1 2
    Next Last