Space Solutions

Advancing the future of commercial space systems with Lattice FPGAs

Related Products


Newsletter Subscription

With the rapid growth of low-earth orbit satellites, the space industry is undergoing an unprecedented expansion to offer new capabilities and services. Lattice leverages the experience to build power efficient, small form factor and reliable FPGAs to deliver a scalable portfolio of inherently radiant tolerant FPGAs in support of the emerging field of small satellites for governments and businesses worldwide.

Lattice FPGA reliability and quality have been independently verified by multiple agencies to meet the performance, reliability and lifecycle demands of space systems. To obtain heavy-ion and Total Ionization Dose test reports and other relevant documents, contact Lattice sales.

  • Flexibility to enable in-flight reprogrammable systems coupled with low power operation gives satellite operators the ability to improve mission responsiveness and real-time processing.
  • Lowest soft error rate (SER) in its class and highest latch-up immunity coupled with built-in scrubber to maximize integrity of space systems.
  • Commercial-off-the-shelf (COTS) plastic components speed up prototype build and maintain same design for flight.
  • Low latency, deterministic instant-on combined with superior size, weight, and power specifications to ensure successful missions.

Solving Satellite Systems Architectural Bottlenecks

For more information about qualified, flight-tested FPGAs contact CAES.

Jump to

Example Applications

Sensor Control Block DiagramExpand Image

Sensor Control

  • Bridge processor to sensors for distributed architectures
  • Small packages and soft RISC-V Cores for control / management
  • Embedded ADC and DAC blocks to simplify design and test
Telemetry Block DiagramExpand Image

Telemetry

  • Instant-on performance enable fast response and boot time requirements
  • In-orbit reconfiguration to future proof your design
  • Large on-chip memory for on-chip processing and storage
Data Aquisition Block DiagramExpand Image

Data Acquisition

  • Digital Signal Processing to offload SBC and accelerate complex functions
  • High speed Serdes simplifies design and supports multiple protocols
  • Vision interface and signal processing adapts to a variety of sensors

Reference Designs

Object Classification Reference Design

Reference Design

Object Classification Reference Design

A reference design for implementing object classification based on Mobilenet NN model running on Lattice CertusPro-NX low power FPGA
CertusPro-NX 
Machine Learning/AI, Lattice sensAI, Object Detection, Object Identification, Space 
Object Classification Reference Design
Sensor Interfacing and Preprocessing

Reference Design

Sensor Interfacing and Preprocessing

Aggregates data from multiple I2C interfaces and performs preprocessing like buffering, timestamping and complex event triggering based on data analysis.
iCE40 UltraPlus, iCE40 Ultra / UltraLite, iCE40 LP/HX/LM 
Accelerometer, Compass, Gyroscope, I2C, IrDA, Pressure Sensor, Signal Aggregation, SPI, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Guidance Systems, Space 
Sensor Interfacing and Preprocessing
SPI Slave to PWM Generation

Reference Design

SPI Slave to PWM Generation

Sets the frequency and duty cycle of a PWM (Pulse-Width Modulator) using data from an external SPI master.
MachXO2, iCE40 UltraPlus 
SPI, PWM, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Guidance Systems, Space 
SPI Slave to PWM Generation
ADC Interface

Reference Design

ADC Interface

Interfaces with the Texas Instruments (TI) ADS64XX family of ADCs via LatticeECP3 FPGA high-speed LVDS I/O
LatticeECP3, LatticeECP2/M 
ADC/DAC, Guidance Systems, Space 
ADC Interface
ECC Module Reference Design

Reference Design

ECC Module Reference Design

Provides Single Error Correction - Double Error Detection (SECDED) capability based on a class of optimal minimum oddweight error parity codes
LatticeECP3 
Data CODEC, Data Communication, Guidance Systems, Space 
ECC Module Reference Design

Demos

Object Classification Demonstration

Demo

Object Classification Demonstration

Sample demonstration for object detection, classification, and tracking multiple objects running on a low power general purpose FPGA using CNN Model
CertusPro-NX 
Machine Learning/AI, Lattice sensAI, Object Detection, Object Identification, Space 
Object Classification Demonstration
Lattice Image Signal Processing Demo

Demo

Lattice Image Signal Processing Demo

Provides a complete ISP example design on the Lattice ECP5 FPGA for the Embedded Vision Development Kit, ideal for Industrial, Medical, and Automotive applications.
ECP5 / ECP5-5G, CertusPro-NX 
Image Signal Processing, Lattice mVision, Space 
Lattice Image Signal Processing Demo

IP Cores

Byte to Pixel Converter

IP Core

Byte to Pixel Converter

Modular MIPI/D-PHY IP - Converts Parallel Data From a D-PHY Receiver into Pixel Format
CrossLink, CrossLinkPlus, CrossLink-NX, Certus-NX, CertusPro-NX 
MIPI, Modular MIPI/D-PHY, Parallel Video, Video Tx/Rx, Lattice mVision, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Guidance Systems, Automotive, Space 
Byte to Pixel Converter
CSI-2/DSI D-PHY Transmitter

IP Core

CSI-2/DSI D-PHY Transmitter

Modular MIPI/D-PHY IP - PHY for transmitting MIPI CSI-2/DSI Data. Supports up to 4 MIPI lanes to 10Gb/s
CrossLink, CrossLinkPlus, CrossLink-NX, Certus-NX, CertusPro-NX 
CSI-2, DSI, MIPI, Modular MIPI/D-PHY, Video Tx/Rx, Lattice mVision, AR / VR & Drones, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, Guidance Systems, Automotive, Space 
CSI-2/DSI D-PHY Transmitter
UART 16550 IP Core

IP Core

UART 16550 IP Core

Configurable UART port. Compatible with PC16550D. 7 or 8 bit data width, 1, 1.5, 2 stop bits for Tx. Multiple parity and baud rate options.
iCE40 UltraPlus, CrossLink-NX, Certus-NX, CertusPro-NX 
Bus Controllers, UART, TOR Switch, Guidance Systems, Automotive, Space 
UART 16550 IP Core

Development Kits & Boards

CertusPro-NX Voice and Vision Machine Learning Board

Board

CertusPro-NX Voice and Vision Machine Learning Board

Design AI use cases for the Edge quickly! This board along with the Lattice sensAI solution stack provide the tools for developing vision and audio-based AI applications.
CertusPro-NX 
Machine Learning/AI, DSP, PMOD, Camera, Lattice sensAI, Space 
CertusPro-NX Voice and Vision Machine Learning Board

Documention

Quick Reference
TITLE NUMBER VERSION DATE FORMAT SIZE
Thermal Management
FPGA-TN-02044 4.0 11/30/2021 PDF 893.1 KB
Power Management and Calculation for Certus-NX and CertusPro-NX Devices
FPGA-TN-02257 1.0 6/23/2021 PDF 1 MB
Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus Platform
FPGA-TN-02076 1.4 2/16/2022 PDF 462.3 KB
Multi-Boot Usage Guide for Nexus Platform
FPGA-TN-02145 1.2 6/23/2021 PDF 1.2 MB
Reflow Temperature Guidelines and Moisture Sensitivity
FPGA-TN-02041 4.4 4/11/2022 PDF 702.9 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Thermal Management
FPGA-TN-02044 4.0 11/30/2021 PDF 893.1 KB
Power Management and Calculation for Certus-NX and CertusPro-NX Devices
FPGA-TN-02257 1.0 6/23/2021 PDF 1 MB
Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus Platform
FPGA-TN-02076 1.4 2/16/2022 PDF 462.3 KB
Multi-Boot Usage Guide for Nexus Platform
FPGA-TN-02145 1.2 6/23/2021 PDF 1.2 MB
Reflow Temperature Guidelines and Moisture Sensitivity
FPGA-TN-02041 4.4 4/11/2022 PDF 702.9 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.

About Us

Sales

Support

 
 
 
 
 
 
Lattice QR code