Byte to Pixel Converter IP Core

Convert Parallel Data From a D-PHY Receiver into Pixel Format

Our system is going under maintenance starting May 25, 2024 at 7:00 AM Pacific and ending May 25, 2024 at 1:00 PM Pacific. During this window, the website may not be reachable. For immediate assistance, please contact techsupport@latticesemi.com.

Due to the higher demand for better displays, bridging applications has become increasingly popular. One very common application interface is the Mobile Industry Processor Interface (MIPI®) D-PHY. It was developed primarily to support camera and display interconnections in mobile devices, and it has become the industry’s primary high-speed PHY solution for these applications in smartphones today. It is typically used in conjunction with MIPI Camera Serial Interface-2 (CSI-2) and MIPI Display Interface (DSI) protocol specifications. MIPI D-PHY meets the demanding requirements of low-power, low noise generation, and high noise immunity that mobile phone designs demand.

Lattice Semiconductor Byte-to-Pixel Converter IP converts CSI-2/DSI standard based video payload packets from D-PHY Receiver Module output to pixel format. Byte-to-Pixel IP accepts CSI2/DSI standard based video payload packets and generates Pixel Format output.

Bridge Between CSI-2/DSI Standard - The purpose of the Byte-to-Pixel Converter IP is to convert D-PHY CSI-2/DSI standard based byte data stream to standard pixel data format. Thus, the Byte-to-Pixel Converter IP provides a bridge between CSI-2/DSI standard based input byte data stream and pixel format output data stream.

Generates Camera/Video Control Signals in the Pixel Domain - Byte-to-Pixel Converter IP generates camera/video control signals in the pixel domain, based on CSI-2 or DSI synchronization packets.

Features

  • MIPI DSI compatible video formats
  • MIPI CSI-2 compatible video formats
  • 1-, 2-, or 4-lane inputs
  • 8-bit (gear 8) or 16-bit (gear 16) inputs per lane
  • 1, 2, or 4 output pixels per pixel clock cycle

Block Diagram

Resource Utilization

IP Configuration for Avant Family
LAV-AT-500E-3LFG1156C
Device LUTs Registers sysMem EBRs Programmable I/O
CSI2,RAW10,Byte Side Clock
Frequency 100 MHz, Pixel Side
Clock Frequency 80 MHz, Word Count 720
545 304 1 19
CSI2,RGB888,Byte Side Clock
Frequency 150 MHz, Pixel Side
Clock Frequency 100 MHz, Word Count 720
589 351 1 19
CSI2,RGB888, Number of RX
Lanes 4, Byte Side Clock
Frequency 50 MHz, Pixel Side
Clock Frequency 160 MHz, Word Count 2052
670 433 1 19
CSI2,RGB888, Number of RX
Lanes 4, Byte Side Clock
Frequency 112.5 MHz, Pixel Side
Clock Frequency 150 MHz, Word Count 3600
616 406 1 19
DSI,RGB666, Number of RX
Lanes 1, Byte Side Clock
Frequency 108 MHz, Pixel Side
Clock Frequency 96 MHz, Word Count 2160
587 392 1 22
DSI,RGB666, Number of RX
Lanes 2, Byte Side Clock
Frequency 140.625 MHz, Pixel
Side Clock Frequency 125 MHz, Word Count 2160
631 371 1 22

Note: The distributed RAM utilization is accounted for in the total LUT4 utilization. The actual LUT4 utilization is distribution among logic, distributed RAM, and ripple logic.

IP Configuration for Nexus Family
Device LUTs Registers sysMem EBRs Programmable I/O
CSI2,RAW10,Byte Side Clock
Frequency 100 MHz, Pixel Side
Clock Frequency 80 MHz, Word Count 720
369 287 1 51
CSI2,RGB888,Byte Side Clock
Frequency 150 MHz, Pixel Side
Clock Frequency 100 MHz, Word Count 720
399 324 1 73
CSI2,RGB888, Number of RX
Lanes 4, Byte Side Clock
Frequency 50 MHz, Pixel Side
Clock Frequency 160 MHz, Word Count 2050
495 363 2 75
CSI2,RGB888, Number of RX
Lanes 4, Byte Side Clock
Frequency 112.5 MHz, Pixel Side
Clock Frequency 150 MHz, Word Count 3600
421 386 2 89
DSI,RGB666, Number of RX
Lanes 1, Byte Side Clock
Frequency 108 MHz, Pixel Side
Clock Frequency 96 MHz, Word Count 2160
534 337 1 68
DSI,RGB666, Number of RX
Lanes 2, Byte Side Clock
Frequency 140.625 MHz, Pixel
Side Clock Frequency 125 MHz,
Number of Output Pixels 2,
Word Count 21600
649 427 1 102

Note: The distributed RAM utilization is accounted for in the total LUT4 utilization. The actual LUT4 utilization is distribution among logic, distributed RAM, and ripple logic.

IP Configuration for CrossLink Family
IP User-Configurable Parameters Slices LUTs Registers sysMem EBRs Programmable I/O
RGB888,
Gear 16,
4-lane,
2 pixel output
463 511 548 6 0
RGB888,
Gear 8,
4-lane,
2 pixel output
267 289 333 3 0
RGB888,
Gear 16,
2-lane,
1 pixel output
249 259 305 3 0
RGB888,
Gear 8,
2-lane,
1 pixel output
215 238 264 2 0

Ordering Information

The Byte to Pixel core is available for FREE for use in Diamond design software.

For Radiant design software, the Byte to Pixel core must be purchased:

  Part Number
Device Family Multi-site Perpetual Single Seat Annual
Avant-G BYTE-PIXEL-AVG-UT BYTE-PIXEL-AVG-US
Avant-X BYTE-PIXEL-AVX-UT BYTE-PIXEL-AVX-US
Avant-E BYTE-PIXEL-AVE-UT BYTE-PIXEL-AVE-US
MachXO5-NX BYTE-PIXEL-XO5-UT BYTE-PIXEL-XO5-US
CertusPro-NX BYTE-PIXEL-CPNX-UT BYTE-PIXEL-CPNX-US
Certus-NX BYTE-PIXEL-CTNX-UT BYTE-PIXEL-CTNX-US
CrossLink-NX BYTE-PIXEL-CNX-UT BYTE-PIXEL-CNX-US

To download a full evaluation version of this IP, go to the IP Server in Lattice Radiant. This IP core supports Lattice’s IP hardware evaluation capability, which makes it possible to generate the IP core and operate in hardware for a limited time (approximately four hours) without requiring an IP license.

To find out how to purchase the Byte-to-Pixel IP core, please contact your local Lattice Sales Office.

Documentation

Quick Reference
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Byte-to-Pixel Converter IP - Lattice Diamond Software
FPGA-IPUG-02027 1.4 10/14/2021 PDF 1.7 MB
Byte to Pixel IP Core - Lattice Radiant Software
FPGA-IPUG-02079 1.8 12/5/2023 PDF 1.3 MB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Design Resources for CrossLink

Development Kits & Boards

Our development boards & kits help streamline your design process

Intellectual Property & Reference Designs

Simplify your design efforts by using pre-tested, reusable functions

Application Notes

Learn how to get the most from our line-up of FPGAs / development boards

Software

Complete Design Flows, High Ease of Use