Byte to Pixel Converter

Convert Parallel Data From a D-PHY Receiver into Pixel Format

Due to the higher demand for better displays, bridging applications has become increasingly popular. One very common application interface is the Mobile Industry Processor Interface (MIPI®) D-PHY. It was developed primarily to support camera and display interconnections in mobile devices, and it has become the industry’s primary high-speed PHY solution for these applications in smartphones today. It is typically used in conjunction with MIPI Camera Serial Interface-2 (CSI-2) and MIPI Display Interface (DSI) protocol specifications. MIPI D-PHY meets the demanding requirements of low-power, low noise generation, and high noise immunity that mobile phone designs demand.

The Byte-to-Pixel Converter IP converts CSI-2/DSI standard based video payload packets from D-PHY Receiver Module output to pixel format. In addition, Byte-to-Pixel Converter IP generates camera/video control signals in the pixel domain, based on CSI-2 or DSI synchronization packets. Byte-to-Pixel IP accepts CSI- 2/DSI standard based video payload packets and generates Pixel Format output.

Features

  • MIPI DSI and CSI-2 compatible video formats
  • 1-, 2-, or 4-lane inputs
  • 8-bit (gear 8) or 16-bit (gear 16) inputs per lane
  • 1, 2, or 4 output pixels per pixel clock cycle
  • Non-burst mode with sync pulses

Block Diagram

Byte to Pixel Converter

Documentation

Quick Reference
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Byte-to-Pixel Converter IP - Lattice Diamond Software
FPGA-IPUG-02027 1.4 10/14/2021 PDF 1.7 MB
Byte to Pixel IP Core - Lattice Radiant Software
FPGA-IPUG-02079 1.6 12/5/2022 PDF 714.4 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Ordering Information

The Byte to Pixel core is available for FREE for use in Diamond design software.

For Radiant design software, the Byte to Pixel core must be purchased:

Device Family Part Numbers
Single Design Multi-Site Subscription
Avant-E BYTE-PIXEL-AVE-U BYTE-PIXEL-AVE-UT BYTE-PIXEL-AVE-US
CertusPro-NX BYTE-PIXEL-CPNX-U BYTE-PIXEL-CPNX-UT BYTE-PIXEL-CPNX-US
Certus-NX BYTE-PIXEL-CTNX-U BYTE-PIXEL-CTNX-UT BYTE-PIXEL-CTNX-US
CrossLink-NX BYTE-PIXEL-CNX-U BYTE-PIXEL-CNX-UT BYTE-PIXEL-CNX-US

To download a full evaluation version of this IP, go to the IP Server in Lattice Radiant. This IP core supports Lattice’s IP hardware evaluation capability, which makes it possible to generate the IP core and operate in hardware for a limited time (approximately four hours) without requiring an IP license.

To find out how to purchase the Byte-to-Pixel IP core, please contact your local Lattice Sales Office.

Design Resources for CrossLink

Development Kits & Boards

Our development boards & kits help streamline your design process

Intellectual Property & Reference Designs

Simplify your design efforts by using pre-tested, reusable functions

Application Notes

Learn how to get the most from our line-up of FPGAs / development boards

Software

Complete Design Flows, High Ease of Use