莱迪思解决方案

这里有轻松快速实现设计所需的全部资源

Share This Result >

Narrow Your Results



Solution Type
Device Support
Tags
Providers
Clear All
  • CrossLinkU-NX评估板

    Board

    CrossLinkU-NX评估板

    CrossLinkU-NX评估板是一个使用CrossLinkU-NX器件进行通用应用开发的平台,CrossLinkU-NX器件是首款具有硬核USB2/3(5Gbps)接口的FPGA。
    CrossLinkU-NX评估板
  • USB 2.0/3.2 IP核

    IP Core

    USB 2.0/3.2 IP核

    莱迪思USB 2.0/3.2 IP核提供了一种连接USB主机的解决方案,适用于莱迪思CrossLink-NX FPGA最新器件。
    USB 2.0/3.2 IP核
  • USB到I/O聚合和桥接参考设计

    Reference Design

    USB到I/O聚合和桥接参考设计

    USB到I/O桥接参考设计为支持USB的FPGA提供即插即用外设扩展,还支持从USB到I2C、SPI和GPIO的信号协议转换。
    USB到I/O聚合和桥接参考设计
  • Certus-NX 65K开发板

    Board

    Certus-NX 65K开发板

    Certus-NX 65K开发板采用486球caBGA封装的Certus NX-65器件,具有多种功能,可通过Arduino、Versa、Raspberry、PMOD、Aardvark、接头和1x PCIe(Gen2)通道拓展其可用性。
    Certus-NX 65K开发板
  • MachXO5-65T开发板

    Board

    MachXO5-65T开发板

    MachXO5-65T开发板上搭载了484球caBGA封装的LFMXO5-65T器件。该开发板具有多种功能,可通过Arduino、Versa、Raspberry Pi、PMOD和AARDVARK接头扩展MachXO5-NX-65T的可用性。
    MachXO5-65T开发板
  • CertusPro-NX PCIe桥接板

    Board

    CertusPro-NX PCIe桥接板

    CertusPro-NX PCIe桥接板支持PCIe和嵌入式视觉类型应用的视频桥接功能。
    CertusPro-NX PCIe桥接板
  • SFB Interface IP Core

    IP Core

    SFB Interface IP Core

    SFB allow access to AHB-L CPLD block , management CPU recovery circuit and Flash sector for read/write.
    SFB Interface IP Core
  • JTAG Embedded Programming using RPi Reference Design

    Reference Design

    JTAG Embedded Programming using RPi Reference Design

    Demo connects Raspberry Pi GPIO pins to JTAG source code in Lattice Radiant™ and Diamond™ software for embedded development and hardware testing.
  • LimeSDR Mini Development Board by Lime Microsystems

    Board

    LimeSDR Mini Development Board by Lime Microsystems

    LimeSDR Mini Dev Board is a low cost, open source and apps-enabled SDR platform that can be used to support any type of wireless communication standard.
    LimeSDR Mini Development Board by Lime Microsystems
  • Joint Test Action Group (JTAG) Bridge IP Core

    IP Core

    Joint Test Action Group (JTAG) Bridge IP Core

    The Lattice Semiconductor JTAG Bridge IP provides an efficient solution for debugging on-board issues by allowing you to access memory and peripheral registers directly using this IP, without involving the processor.
  • LPTM21L Evaluation Board

    Board

    LPTM21L Evaluation Board

    For evaluation and development with Platform Manager 2 devices.
    LPTM21L Evaluation Board
  • Page 1 of 1
    First Previous
    1
    Next Last