Lattice Solutions

Everything you need to quickly and easily complete your design

Share This Result >

Narrow Your Results



Solution Type
Device Support
Tags
Providers
Clear All
  • ​​I/O Aggregation Over USB with CrossLinkU-NX Reference Design​

    Reference Design

  • USB 2.0/3.2 IP Core

    IP Core

    USB 2.0/3.2 IP Core

    Lattice USB 2.0/3.2 IP Core provides a solution to interface with a USB host and can be targeted to the Lattice CrossLink-NX FPGA Devices.
    USB 2.0/3.2 IP Core
  • Certus-NX 65K Development Board

    Board

    Certus-NX 65K Development Board

    Certus-NX 65K Development Board features the Certus NX-65 device in a 486-ball caBGA package that offers variety of features to expand the usablity with Arduino, Versa, Raspberry, PMOD, Aardvark, header and 1x PCIe(Gen2) Channel.
    Certus-NX 65K Development Board
  • MachXO5-65T Development Board

    Board

    MachXO5-65T Development Board

    The MachXO5-65T Development Board features the LFMXO5-65T device in a 484-ball caBGA package. The board offers a variety of features to expand the usability of the MachXO5-NX-65T with Arduino, Versa, Raspberry Pi, PMOD, and AARDVARK header.
    MachXO5-65T Development Board
  • CertusPro-NX PCIe Bridge Board

    Board

    CertusPro-NX PCIe Bridge Board

    The CertusPro-NX PCIe Bridge Board enables video bridge capabilities to PCIe and embedded vision type applications.
    CertusPro-NX PCIe Bridge Board
  • SFB Interface IP Core

    IP Core

    SFB Interface IP Core

    SFB allow access to AHB-L CPLD block , management CPU recovery circuit and Flash sector for read/write.
    SFB Interface IP Core
  • JTAG Embedded Programming using RPi Reference Design

    Reference Design

    JTAG Embedded Programming using RPi Reference Design

    Demo connects Raspberry Pi GPIO pins to JTAG source code in Lattice Radiant™ and Diamond™ software for embedded development and hardware testing.
  • Joint Test Action Group (JTAG) Bridge IP Core

    IP Core

    Joint Test Action Group (JTAG) Bridge IP Core

    The Lattice Semiconductor JTAG Bridge IP provides an efficient solution for debugging on-board issues by allowing you to access memory and peripheral registers directly using this IP, without involving the processor.
  • LPTM21L Evaluation Board

    Board

    LPTM21L Evaluation Board

    For evaluation and development with Platform Manager 2 devices.
    LPTM21L Evaluation Board
  • Page 1 of 1
    First Previous
    1
    Next Last