​​I/O Aggregation Over USB with CrossLinkU-NX Reference Design​

Accelerating USB 2.0/3.2 (5 Gbps) Interface Innovation

Related Products

Related Applications


Newsletter Subscription

​​The I/O Aggregation Over USB with CrossLinkU-NX Reference Design create plug-and-play peripheral expansion on USB-enabled FPGA and signal protocol conversion from USB to I2C, SPI, and GPIO. The Lattice Semiconductor I/O Aggregation Over USB2 reference design provides developers a template to bridge USB to several interfaces defined below from a Windows PC and provides this conversion for Lattice Semiconductor CrossLinkU-NX devices.​

Features

  • Wrapper RTL includes RISC-V, System Memory, and AHB bridge for USB enumeration
  • Maximum 8 endpoints can be flexibly configured as user selected peripheral:
    • GPIO Input
    • GPIO Output
    • I2C Controller
    • SPI Controller
  • Windows drivers and Python script to communicate to the peripherals

Block Diagram

​I-O Aggregation Over USB with CrossLinkU-NX Reference Design - Block DiagramExpand Image

Documentation

Technical Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
I/O Aggregation Over USB with CrossLinkU-NX Reference Design – Source Code​
5/6/2024 ZIP 71.3 MB
I/O Aggregation Over USB with CrossLinkU-NX Reference Design – User Guide​
FPGA-RD-02288 1.1 10/15/2024 PDF 3.7 MB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

ABOUT LATTICE

SALES

SUPPORT

FOLLOW