Lattice Solutions

Everything you need to quickly and easily complete your design

Share This Result >

Narrow Your Results



Solution Type



Device Support




Tags























Providers


Clear All
  • CrossLinkU-NX Evaluation Board

    Board

    CrossLinkU-NX Evaluation Board

    CrossLinkU-NX Evaluation Board is a platform for general purpose application development using CrossLinkU-NX device, the first FPGA with hard USB2/3 (5Gbps) interface.
    CrossLinkU-NX Evaluation Board
  • USB 2.0/3.2 IP Core

    IP Core

    USB 2.0/3.2 IP Core

    Lattice USB 2.0/3.2 IP Core provides a solution to interface with a USB host and can be targeted to the Lattice CrossLink-NX FPGA Devices.
    USB 2.0/3.2 IP Core
  • USB to I/O Aggregation and Bridging Demonstration

    Demo

    USB to I/O Aggregation and Bridging Demonstration

    The USB to I/O Aggregation and Bridging Demo shows the capabilities of the Lattice FPGA and accelerating USB 2.0/3.2 (5Gbps) Interface Innovation.
    USB to I/O Aggregation and Bridging Demonstration
  • USB to I/O Aggregation and Bridging Reference Design

    Reference Design

    USB to I/O Aggregation and Bridging Reference Design

    USB to IO Bridging Reference Design Create plug-and-play peripheral expansion on USB-enabled FPGA & signal protocol conversion from USB to I2C, SPI, & GPIO.
    USB to I/O Aggregation and Bridging Reference Design
  • eUSB 3.1 Gen 1 Device Controller IP Core (eUSB31SF)

    IP Core

    eUSB 3.1 Gen 1 Device Controller IP Core (eUSB31SF)

    This IP core solution uses the CL-NX FPGA’s built-in transceiver for USB 3.1 and ULPI PHY for USB 2.0. It supports SuperSpeed, High Speed and Full Speed modes.
    eUSB 3.1 Gen 1 Device Controller IP Core (eUSB31SF)
  • USB 2.0 Device Controller IP Core (USB20SF)

    IP Core

    USB 2.0 Device Controller IP Core (USB20SF)

    USB20SF IP core provides FIFO interface for Data Endpoints while AHB Lite interface for Control Endpoint. This IP core supports High Speed and Full Speed modes
    USB 2.0 Device Controller IP Core (USB20SF)
  • USB 2.0 Device with FIFO Interface (USB20HF)

    IP Core

    USB 2.0 Device with FIFO Interface (USB20HF)

    USB20HF IP Core provides FIFO & ULPI interface. It supports High Speed and Full Speed functionality for 15 IN/OUT endpoints.
    USB 2.0 Device with FIFO Interface (USB20HF)
  • GRUSBDC - USB 2.0 Device Controller IP Core

    IP Core

    GRUSBDC - USB 2.0 Device Controller IP Core

    GRUSBDC provides an interface between an USB 2.0 bus and an AMBA-AHB 2.0 bus. The core is used for implementing USB 2.0 functions providing access to the USB through either an AHB slave or an AHB master interface.
    GRUSBDC - USB 2.0 Device Controller IP Core
  • GRUSBHC - USB 2.0 Host Controller IP Core

    IP Core

    GRUSBHC - USB 2.0 Host Controller IP Core

    The USB 2.0 Host Controller provides a link between the AMBA on-chip bus and the Universal Serial Bus (USB). The host controller supports High-, Full- and Low-Speed USB traffic. The core can handle up to 15 downstream ports, where each port can handle all three USB speeds.
    GRUSBHC - USB 2.0 Host Controller IP Core
  • Page 1 of 1
    First Previous
    1
    Next Last