The Lattice Semiconductor first release of USB 2.0 Soft IP Core provides a solution to interface with a USB Host. The design is implemented using Verilog HDL. The IP Core can be targeted to the Lattice CrossLinkU-NX FPGA Devices. The IP Core is implemented using the Lattice Radiant Software integrated with the SynplifyPro synthesis tool.
The USB 2.0 Soft IP Core reduces the effort required to integrate the USB 2.0 Primitive with the user application design and minimizes the need to directly deal with the USB 2.0 by providing AHB Data Interface.
High Speed and Full Speed – Supports USB 2.0 HS (480 Mbps) and FS (12 Mbps).
Compliant to USB Standards – Supports up to eight endpoints, including one control endpoint 0. Endpoints 1 to 7 can be bulk, interrupt, or isochronous and are individually configurable.