SFB Interface IP Core

SoC Functional Block Interface IP Core

During the holiday period (Dec 24 – Jan 4), response times from our Global Support Team may be longer than usual.

The SFB (SoC Functional Block) Interface component is used in the PFR (Platform Firmware Resiliency) 3.0 for the Lattice Mach™-NX family of devices.

Access to Management CPU Recovery Circuit - CPU Recovery is a special circuit used to simplify sending Recovery FW Code from inside a CFG flash sector to an address in SPI flash in the event of a boot failure.

Access to the Flash sector for Read/Write and Erase functions - CPLD Flash Access is an API that allows you to write, read, and erase information to/from the internal flash memory.

Features

  • Access to the AHB-L customer PLD block implemented in soft logic
  • AHB-L Interface
  • Compatibility with Propel software
  • Support Multiple sector erase
  • SFB Interface supports writing special registers in Register Only mode

Block Diagram

Documentation

Quick Reference
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Lattice Sentry SFB Interface IP Core - User Guide
Access this document via a Technical Support Request after signing in to the Lattice website. Complete the request form via this link, please click here.
FPGA-IPUG-02151 12/27/2023 WEB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.