Tri-Speed Ethernet Media Access Controller (TSEMAC) IP core is a complex core containing all the necessary logic, interfacing, and clocking infrastructure to integrate an external industry-standard Ethernet PHY with an internal processor efficiently and with minimal overhead.
Resource Utilization details are available in the IP Core User Guide.