IoTs and Wearables

Low Power, Small Size FPGAs Enable High Performance Devices with Distributed Processing And Flexible I/O Support

Our system is going under maintenance starting February 14, 2025 at 6:00 PM Pacific and ending February 15, 2025 at 12:00 AM Pacific. During this window, the website may not be reachable. For immediate assistance, please contact techsupport@latticesemi.com.

With deployment of smarter Internet of Things (IoT) devices and wearables, the number of sensors used is exploding. Lattice is helping IoT designers capture data from multiple sensors, analyze and deliver a powerful user experience with low power distributed processing engines and flexible I/Os supporting a wide range of sensors.

Lattice’s optimized low power FPGAs provide:

  • Low power on-device AI for object detection, identification, counting and human-machine interfacing
  • Flexible and low latency sensor data aggregation, bridging, data buffering, and processing from a wide variety of sensors
  • Programmable I/O expansion and aggregation to solves form factors and architectures challenges

Jump to

Block Diagram

IoT and Wearables

Example Use Cases

Low Power AI Processing

  • Low Power on-device NN based processing
  • Reduced data traffic to the cloud, improving security and privacy and reducing bandwidth usage
  • Object detection, classification, counting and HMI including gestures and voice based commands

Display Bridging

  • Bridge between displays and processor when display interface is not supported native by the processor
  • Use the FPGA internal memory resources for compression and buffering
  • Expand the number of processor display interfaces

Audio Bridging

  • Connect up to 8 microphones to a processor
  • Audio data buffering to offload the processor
  • Support I2S, PDM microphone interfacing
  • Up to 1 Mb of on device RAM for buffering

Image Sensor Bridging

  • Connect a wide variety of image sensors to processors
  • MIPI PHYs supports up to 2.5 Gbps/lane, up to four lanes
  • Flexible host interfacing including CSI, SPI, PCIe
  • Flexible processing for video data muxing and stitching

Sensor Fusion and I/O Expansion

  • Interface to a wide variety of sensors to create rich user experience
  • Flexible preprocessing including arbitration, time stamping, and filtering
  • Create programmable sensor fusion algorithms

Low Latency Sensor Bridging

  • Take advantage of parallel FPGA architecture to simultaneously collect data from multiple sensors
  • Interface to a wide variety of sensors to create rich user experience
  • Flexible preprocessing including arbitration, time stamping, and filtering

Reference Designs

​​Avant MIPI-to-Parallel and Parallel-to-MIPI Bridges Reference Design​

Reference Design

​​Avant MIPI-to-Parallel and Parallel-to-MIPI Bridges Reference Design​

​​The design allows quick interface for a processor with a MIPI DSI with an RGB interface, or camera with MIPI CSI-2 to a processor with parallel interface​
​​Avant MIPI-to-Parallel and Parallel-to-MIPI Bridges Reference Design​
Human Face Identification Reference Design

Reference Design

Human Face Identification Reference Design

Uses a Convolutional Neural Network in the ECP5 FPGA to detect a human face, and match to known registered faces. Can be adapted to work with any other object.
Human Face Identification Reference Design
人感検出

Reference Design

人感検出

Uses Lattice sensAI IP to continuously search for the presence of a human and reports results. Can be adapted to detect any other object.
人感検出

Demos

CSI-2 PCIe Bridge Demonstration

Demo

CSI-2 PCIe Bridge Demonstration

This design demonstrates the functionality of transferring MIPI CSI-2 camera video data to computer via PCIe with a Direct Memory Access (DMA) engine.
CSI-2 PCIe Bridge Demonstration
人感検出

Demo

人感検出

Uses an artificial intelligence (AI) algorithm to detect human presence with either the powerful ECP5 FPGA, or small, low-power iCE40 UltraPlus FPGA.
人感検出

IP Cores

Advanced CNN Accelerator IP

IP Core

Advanced CNN Accelerator IP

Calculates full layers of Neural Network including convolution layer, pooling layer, batch normalization layer, and fully connected layer.
Advanced CNN Accelerator IP
CNN Plus Accelerator IP Core

IP Core

CNN Plus Accelerator IP Core

CNN Plus IP is a flexible accelerator IP that simplifies implementation of Ultra-Low power AI by leveraging capabilities of Lattice FPGAs.
CNN Plus Accelerator IP Core

Development Kits & Boards

CertusPro-NX Versa Board

Board

CertusPro-NX Versa Board

CertusPro-NX Versa Board supports a wide range industry standards such as MIPI, SFP+, 10 GbE, LPDDR4 and PCIe (Gen3) for rapid prototyping and testing.
CertusPro-NX Versa Board
CrossLink-NX 評価ボード

Board

CrossLink-NX 評価ボード

CrossLink-NX 評価ボードは 40K ロジックセルのCrossLink-NXを搭載: ほとんどの I/O に簡単にアクセス可能、FPGA の PCIe 5G SERDES: FPGA メザニンカード (FMC)、Raspberry Pi、MIPI CSI-2、D-PHY、拡張用汎用ヘッダ
CrossLink-NX 評価ボード
CrossLinkPlus LIF-MDF6000 Master Link Board

Board

CrossLinkPlus LIF-MDF6000 Master Link Board

This kit with the LIF-MDF6000 Master Link Revision B Board can be used to build bridging solutions between various video formats. You can use this hardware to validate your own designs.
CrossLinkPlus LIF-MDF6000 Master Link Board

Support

技術サポート

技術サポートが必要な方はこちら

品質と信頼性

品質と信頼性に関する資料はこちら