Answer Database

Have a question? We've got the answer.

Narrow Your Results


Search within results

Family
Category
Type of Issue
Related To
  • Topic
    ID
    Family
    Category
    Related To
  • All Nexus: For Nexus SED/SEC, is 1-bit of error always correctable?
    6583
    CertusPro-NX
    Processor, Controller & Peripheral
  • Nexus Devices: Where to find the information of the I3C Common Command Code (CCC) for Nexus…
    6581
    CertusPro-NX
    Architecture
    Configuration/Programming
  • Radiant 3.1: How to acquire clock skew report on Nexus devices for same source and destination…
    6580
    CertusPro-NX
    Implementation
    Timing Analysis
  • What are the steps to compile/elaborate a SERDES based design in NC-Verilog?
    2165
    LatticeECP3
    Simulation
    NC-Verilog
  • ECP3: Can output enable signal be used for 7:1 LVDS design?
    2676
    LatticeECP3
    Architecture
    IO
  • PAC Designer: In Trim Configuration Options, what does "Open External Resistors(s) Threshold"…
    2674
    Power Manager II
    Customer Board Design
    Schematic Review
  • Does Lattice recommend special handling of the CSSPIN pin for FPGA's configured via master SPI…
    2677
    All FPGA
    Device Programming
    Configuration/Programming
  • How can I run ispLEVER tools on Windows 7 32-bit versions?
    1030
    All Devices
    Installation
    Win 7
  • Are there any limitations with ispLEVER Starter and service packs?
    1039
    All Devices
    Licensing
    ispLEVER
  • LatticeMico32: Why does my LatticeMico32 debug session fail to launch?
    1037
    All FPGA
    Lattice IP/Reference Design
    LatticeMico32
  • Can I run ispLEVER in 64-bit Windows 7 or 64-bit Windows Vista?
    1031
    All Devices
    Installation
    ispVM System-Win 7
  • Do the unused I/O pins need to be grounded in a device?
    1033
    All Devices
    Architecture
    IO
  • How to set LatticeECP3 FPGA IO in temporary tri-state when another partner device in line card…
    1052
    LatticeECP3
    Architecture
    IO
  • Aldec: How can user check if the license for Aldec Active-HDL is available?
    1053
    All Devices
    Other
  • [iCE40 LP/HX] Does iCE40 supports implementation of 7:1 LVDS display interface?
    4207
    iCE40
    Lattice IP/Reference Design
    7:1 LVDS Video
  • Can I use a USB to parallel port adapter with my parallel port ispDOWNLOAD cable?
    1040
    All Devices
    Device Programming
    Cables
  • How do I instantiate multiple Reveal cores into a design?
    1047
    All FPGA
    Debugging
    Reveal
  • How do I manually update ispLEVER and Diamond software?
    1043
    All Devices
    Installation
    Win-All
  • ECP5: How does the SPI (Serial Peripheral Interface) write the data into SPI Flash and what is the…
    4291
    All FPGA
    Device Programming
    Configuration/Programming
  • Can I update the sensor registers for the Lattice Sensor Extender while the MACHXO2 device is in…
    4299
    MachXO2
    Lattice Evaluation Board
    HDR-60 Eval Board
    • Page 1 of 120
    First Previous
    1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
    		Next Last

    ABOUT LATTICE

    SALES

    SUPPORT

    FOLLOW