Answer Database

Have a question? We've got the answer.

Narrow Your Results

Article Type
Type of Issue
Documentation (54)
Hardware (861)
IP/Reference Design (193)
Other (1)
Software (671)
Website (1)
Related To
Topic ID Family Article Type Category Related To
Why is the Read-Only attribute enabled on a Lattice reference design? 5756 All Devices IP/Reference Design Lattice IP/Reference Design All
How can the iCE40 devices be programmed using a microcontroller ? 5043 iCE40 faq Device Programming Configuration/Programming
With the Free License and the Subscription License, which are all the devices that are... 3924 All FPGA faq Licensing Lattice Diamond
What is the proper use of termination resistors and internal coupling with the Lattice... 2263 LatticeECP3 faq Architecture SERDES/PCS
What does it mean when I have a part that is "dual-marked"? 364 All Devices faq Inquiries Datasheet
How to program CrossLink via SSPI mode? 5427 CrossLink faq Device Programming
How do you configure the MachXO3LF device through I2C? 5345 MACHXO3 faq Device Programming
Why is the Embedded VIP kit dual camera demo resets every after 4hrs? 5530 LatticeECP5 faq Lattice Evaluation Board Lattice Evaluation Boards (All)
How to renew my existing Lattice Diamond License that has expired? 3931 All FPGA faq Licensing Lattice Diamond
Do I require License for the Standalone Diamond programmer? 3932 All Devices faq Licensing Lattice Diamond
Are there any factors in the PLL itself that can affect the output jitter of the PLL? 5517 LatticeECP5 faq Architecture PLL/DLL/Clock Routing
Is it possible to perform dual boot/multiple boot with internal flash only or external... 5514 MachXO2 faq Device Programming Configuration/Programming
What does "Standby Mode" means? 5512 MachXO2 faq
By using the power calc and enabling the "Allow standby" in the misc tab, the power was... 5509 MachXO2 faq
How to turn off the bandgap so right after the device enter to user mode, it will be... 5507 MachXO2 faq
Is it possible to connect ECP5 and two modules of MT16JTF1G64HZ-1G1? 5505 LatticeECP5 faq Lattice IP/Reference Design DDR3 SDRAM Controller
Are version LFE5U and LFE5UM equivalent to work with DDR3? 5504 LatticeECP5 faq Lattice IP/Reference Design DDR3 SDRAM Controller
Is it recommended to use both IP core: DDR3 MC and DDR3 PHY to work with DDR3?  How... 5503 LatticeECP5 faq Lattice IP/Reference Design DDR3 SDRAM Controller
Can the MACHXO3 be reprogram over I2C in "User Mode" in addition to access EFB's... 5501 MACHXO3 faq Architecture Embedded Functional Block (EFB)
Are PROGRAMN, DONE, INITN externally available by default? 5500 MACHXO3 faq Architecture Embedded Functional Block (EFB)
Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.