CertusPro-NX

Advanced General Purpose FPGA

Related Products

Related Applications

10G SERDES at Lowest Power and Smallest Package – Up to 8 SERDES lanes supporting up to 10.3 Gbps per lane, in packages as small as 9x9 mm. Up to 4x lower power vs. similar FPGAs.

More On-chip Memory, and LPDDR4 Support – Up to 7.3 Mb of on-chip memory. Only FPGA in class with LPDDR4 support. LPDDR4, DDR3/3L, LPDDR2 supported at 1066 Mbps.

Built on Lattice Nexus platform – Class-leading power efficiency. Up to 100x higher reliability, due to 100x lower Soft Error Rate (SER) from 28 nm FD-SOI technology.

CertusPro-NX

Features

  • Up to 100K logic cells, 7.3 Mb of embedded memory blocks (EBR, LRAM), 156 18 x 18 multipliers, 299 programmable I/O, 8 SERDES supporting up to 10.3 Gbps per lane and supporting popular protocols (10 Gig Ethernet, PCIe Gen 3, DisplayPort, SLVS-EC and CoaXPress).
  • Packages as small as 9x9 mm, and in ball-pitch options of 0.5, 0.8 and 1.0 mm.
  • Power modes – User selectable Low Power vs. High Performance modes, enabled by FD-SOI programmable back-bias.
  • Design security – ECDSA bitstream authentication, coupled with robust AES-256 encryption.
  • Fast configuration – I/O configures in 4 ms, and full-device in under 30 ms in 100K LC device.
  • Available in Commercial, Industrial and Automotive (AEC-Q100 qualified) temperature grades.

Jump to

Family Table

CertusPro-NX Device Selection Guide
Features LFCPNX-50 LFCPNX-100
Logic Cells 52K 96K
Embedded Memory (EBR) Bits (Kb) 1728
 3744
Large Memory (LRAM) Bits (Kb) 2048
 3584
18 X 18 Multipliers 96
 156
ADC Blocks 2
 2
GPLL 3
 4
PCIe Gen3 Hard IP 1
 1
Temperature Grades1 C, I, A C, I, A
0.5 mm Total I/O (Wide Range, High Performance, ADC3) / SERDES Lanes

LFCPNX-50 LFCPNX-100
ASG256 (9 x 9 mm)2 165 (75, 84, 6) / 4
 165 (75, 84, 6) / 4
0.8 mm Total I/O (Wide Range, High Performance, ADC3) / SERDES Lanes

LFCPNX-50 LFCPNX-100
CBG256 (14 x 14 mm)2 165 (75, 84, 6) / 4
 165 (75, 84, 6) / 4
BBG484 (19 x 19 mm)2 269 (167, 96, 6) / 4
 305 (167, 132, 6) / 8
1.0 mm Total I/O (Wide Range, High Performance, ADC3) / SERDES Lanes

LFCPNX-50 LFCPNX-100
BFG484 (23 x 23 mm) 269 (167, 96, 6) / 4
305 (167, 132, 6) / 4
LFG672 (27 x 27 mm) — 305 (167, 132, 6) / 8

1. C = Commercial, I = Industrial, A = Automotive
2. Available in Automotive Grade
3. Each ADC pin count reflects using dedicated complement pair and vRef

Example Solutions

Smart SFP+ Optical ModuleExpand Image

Smart SFP+ Optical Module

  • Implement enhanced Ethernet functions (e.g., Ethernet demarcation, OAM processing, SLA monitoring, etc.)
  • Compact packages as small as 9x9 mm with 10 Gigabit Ethernet support and 100K Logic Cells
  • Class-leading power efficiency for simpler thermal management
  • Hardened 10 Gigabit Ethernet PCS blocks supporting 10GBASE-R at 10.3125 Gbps, and available Ethernet MAC IP
Control Plane Security and Hardware ManagementExpand Image

Control Plane Security and Hardware Management

  • Bridge CPU via PCIe to multiple control plane peripherals (I2C, UART, GPIO), board management functions, and 10GE control plane traffic
  • Security functions (e.g., encryption, authentication) implemented in FPGA helps secure control plane traffic
  • 10G SERDES supporting PCIe Gen 3 x4 (in hard IP) and 10 Gigabit Ethernet (with 10GBASE-R PCS in hard IP)
  • High system reliability and up-time due to 100x lower Soft Error Rate (SER) from FD-SOI technology
  • Fast FPGA configuration supports board management needs and PCIe boot-time requirements
Machine Vision BDExpand Image

Machine Vision

  • Vision processing and bridging for high performance SLVS-EC sensors
  • 10G SERDES supporting SLVS-EC sensor interface, 10 GigE Vision and CoaXPress
  • 9x9 mm small size package and class-leading power efficiency meets stringent requirements of space and thermal budget constrained camera modules
  • Up to 7.3 Mb on-chip memory for ISP and vision processing
  • LPDDR4 external memory support for optional frame buffering
Frame Grabber BDExpand Image

Frame Grabber

  • Image acquisition, pre-processing and DMA over PCIe to host PC
  • 10G SERDES supporting 10 GigE Vision, CoaXPress and PCIe Gen 3 x4 (in hard IP)
  • Up to 7.3 Mb on-chip memory for video processing / tagging
  • LPDDR4 external memory support for optional frame buffering
Smart Camera AI ProcessingExpand Image

Smart Camera AI Processing

  • Offload AI processing and ISP from SoC
  • Interface with popular image sensors over MIPI at up to 1.5 Gbps per lane, using High Performance IO (HPIO)
  • Up to 7.3 Mb on-chip memory and flexible DSP resources to efficiently perform AI processing and ISP
  • LPDDR4 external memory support for frame buffering
  • Flexible output over MIPI or PCIe to SoC to enable smart device with high quality imaging

Videos

Automate Stack V4.0

Lattice Automate™ Stack V4.0

Lattice demonstates the Lattice Automate solution stack that provides Industrial automation system designers with tools needed to evaluate, develop, and deploy FPGA-based, RISC-V software programmable applications.
CAST TSN Endpoint

CAST TSN Endpoint

This demo features a TSN Ethernet endpoint reference design on the Lattice CertusPro™-NX platform, suitable for industrial automation, automotive, and other applications. The TSN endpoint supports timing synchronization (IEEE 802.1AS), traffic shaping (802.1Qav/Qbv) with pre-emption support (802.1Qbu and 802.3br), and optional redundancy (802.1CB).
E-Con Systems Multi-Camera Frame Grabber Card

E-Con Systems Multi-Camera Frame Grabber Card

This demo showcases a robust automotive multi-camera system, featuring a frame grabber card that aggregates video inputs from eight STURDeCAM31 cameras via GMSL and transmits the output to the host through PCI.
El Camino Industrial Control Reference Design Using Ethernet-Based Fieldbus Standards for Remote I/O Communication

El Camino Industrial Control Reference Design Using Ethernet-Based Fieldbus Standards for Remote I/O Communication

This demo showcases quick evaluation and rapid prototyping with the new Lattice ADI Board. It is ready for PROFINET and EtherCAT industrial communication, supporting remote I/O real-time communication for industrial control solutions utilizing the IEEE Ethernet standard and dedicated industrial protocols. Featuring a PROFINET solution based on the Lattice reference design, this demo provides insights into the operation of various industrial protocols.
intoPIX RAW Bayer Compressed Video Data Transported Over Ethernet Using TicoRAW

intoPIX RAW Bayer Compressed Video Data Transported Over Ethernet Using TicoRAW

Discover how integrating TicoRAW technology into the Holoscan SDK reference design revolutionizes video data transfer. This demo showcases the seamless compression and transmission of RAW Bayer video data over Ethernet, highlighting the efficiency and quality preservation of TicoRAW.
Logic Fruit Technologies Inc. ARINC 818-3 IP

Logic Fruit Technologies Inc. ARINC 818-3 IP

Logic Fruit Technologies designed and implemented the ARINC 818-3 transmitter and receiver IP core to support multiple line rates up to 24x. This IP core adheres to the DO-254 methodology and boasts a DAL-B certification. In this demo, we have successfully ported our IP onto the Lattice CertusPro™-NX FPGA, showcasing its robust performance and versatility.
Macnica Practical Design for Customers Using Lattice PCIe IP

Macnica Practical Design for Customers Using Lattice PCIe IP

Introducing the PCIe Rapid Start Project: Developed by Macnica for Lattice users unfamiliar with PCIe, this project utilizes minimal resources while meeting the needs of the industrial market with its Gen 2 x 1 design. Key features include interrupt support, sufficient timing margin, and practical DMA control, known as “Smart DMA.” This package is designed to facilitate the adoption of Lattice devices and expedite development for customers.
Neurala DNN Acceleration with Lattice CertusPro™-NX

Neurala DNN Acceleration with Lattice CertusPro™-NX

This demo showcases the use of Neurala’s patented L-DNN technology, where AI model processing is efficiently shared between a Lattice FPGA and a Raspberry Pi (RasPi). The neural network (NN) backbone is processed on the Lattice CertusPro™-NX, while the NN head runs on the companion chip (RasPi). This setup demonstrates the seamless integration and collaborative processing capabilities of Lattice FPGAs and RasPi, highlighting their potential in advanced AI applications.
"Oregano Systems 10 Gbit High-Accuracy PTP Solution "

Oregano Systems 10 Gbit High-Accuracy PTP Solution

This latest addition to the syn1588 product family is a low-power, high-accuracy PTP-enabled 10Gbit Ethernet network interface card, utilizing Oregano Systems’ sophisticated PTP IP cores. Based on the Lattice CertusPro™-NX device, this demo will showcase its interaction with a high-performance 10Gbit PTP Grandmaster from Meinberg Funkuhren.
Sensor Fusion - Radar, LiDAR, Camera + Robot Arm control

Sensor Fusion - Radar, Lidar, Camera + Robot Arm Control

This demo processes radar, LiDAR, and camera sensors simultaneously, showcasing the fused data processing among the sensors in real time. It demonstrates the flexibility of I/O and the computing power to handle multiple sensors and machine learning (ML). Sensor data (camera, radar, pressure) is pre-processed by the FPGA and sent to the CPU (Raspberry Pi) over PCIe. The CPU controls the robot arm and sends position info back to the FPGA, which generates commands for the arm.
Server Management Application with Lattice OpenBIC Solution

Server Management Application with Lattice OpenBIC Solution

The demo showcases the Open Baseboard Interface Controller solution with Meta YB3 server solution, The Lattice FPGA collects all sensor information and passes the information to BMC.
Tecphos GigEVision and CoaXPress IP for Lattice CertusPro™-NX

Tecphos GigEVision and CoaXPress IP for Lattice CertusPro™-NX

This demo showcases the Lattice CertusPro™-NX FPGA receiving a video stream over coax from an off-the-shelf CoaXPress camera and delivering that video stream over Ethernet to a standard PC, which will display the video stream on a monitor.
Yongatek Lattice ORAN™ Radio Unit Implemented on CPNX-100

Lattice ORAN™ Radio Unit Implemented on CPNX-100

In this demo, we introduce the Lattice ORAN™ Radio Unit (O-RU), which features advanced capabilities such as Lower PHY baseband processing on the Lattice CertusPro™-NX FPGA. It includes FFT/IFFT, CP addition and removal, PRACH filtering, and digital beamforming. The O-RU supports up to 4 transmit and 4 receive antennas (4T4R), offers an RF bandwidth of 100MHz, and operates at frequencies up to 6GHz. Additionally, it has Ethernet interfaces for I&Q sample exchange with Higher PHY and a JESD204B interface with RFFE, highlighting its robust performance and versatility in modern communication systems.
CertusPro-NX: Power Consumption Comparison

CertusPro-NX: Power Consumption Comparison

See a competitive power consumption demo comparing the power consumption of a Lattice CertusPro-NX running a 10 Gbps SERDES design with two similar competing FPGAs.
CertusPro-NX: AI/ML Analytics Demonstration

CertusPro-NX: AI/ML Analytics Demonstration

This demonstration highlights the advanced smart vision analytics enabled by a Lattice CertusPro-NX FPGA’s high internal memory density and fast parallel processing architecture.
CertusPro-NX: Reliability Comparison

CertusPro-NX: Reliability Comparison

A leading cause of silicon malfunctions are single event upsets (SEUs) caused by radiation particle strikes. In this competitive demonstration, the reliability of Lattice CertusPro-NX FPGAs when exposed to a stream of alpha particles is compared with two similar competing devices.

Awards

2022 LEAP AwardExpand Image

Leadership in Engineering Achievement Program (LEAP) Awards 2022

Gold Medal - Embedded Computing Category

2022 EW Best in ShowExpand Image

Embedded Computing Design’s Embedded World Best in Show Award

Processor & IP Category

Design Resources

開発キット＆ボード

当社の開発キットとボードで設計プロセスの合理化

IP ＆ リファレンスデザイン

事前検証済み、開発期間を短縮

開発ソフトウェア

使いやすく、開発に必要な機能を提供

Documentation

Quick Reference
Technical Resources
Information Resources
Downloads
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
[IBIS AMI] CertusPro-NX
This document would be provided through Technical Support Request after sign-in to the Lattice web site. Please refer to Answer Database FAQ 6539 for detailed instructions. 		FPGA-MD-02047 1.0 5/19/2023 WEB
Package Diagrams
FPGA-DS-02053 8.4 12/11/2024 PDF 9 MB
[IBIS] CertusPro-NX
FPGA-MD-02025 1.2 7/3/2024 ZIP 15.6 MB
[BSDL] LFCPNX-50 BBG484
FPGA-MD-02045 1.14 2/7/2023 BSM 66.2 KB
[BSDL] LFCPNX-50 BFG484
FPGA-MD-02045 1.14 2/7/2023 BSM 65.9 KB
[BSDL] LFCPNX-50 CBG256
FPGA-MD-02045 1.14 2/7/2023 BSM 50.9 KB
[BSDL] LFCPNX-100 CBG256
FPGA-MD-02024 1.14 6/23/2021 BSM 51 KB
[BSDL] LFCPNX-100 LFG672
FPGA-MD-02024 1.14 6/23/2021 BSM 73.4 KB
[BSDL] LFCPNX-100 BBG484
FPGA-MD-02024 1.14 6/23/2021 BSM 68.2 KB
[BSDL] LFCPNX-100 ASG256
FPGA-MD-02024 1.14 6/23/2021 BSM 51 KB
[BSDL] LFCPNX-50 ASG256
FPGA-MD-02045 1.14 2/7/2023 BSM 50.9 KB
CertusPro-NX Family Data Sheet
FPGA-DS-02086 2.2 1/27/2025 PDF 2.9 MB
CertusPro-NX 100K Pinout
FPGA-SC-02022 1.0 11/29/2021 CSV 33.5 KB
CertusPro-NX 50K Pinout
FPGA-SC-02045 1.0 2/11/2023 CSV 24.8 KB
Triple-Speed Ethernet MAC Driver API Reference
FPGA-TN-02341 1.1 7/29/2024 PDF 398.2 KB
Power Management and Calculation for Certus-NX, CertusPro-NX, and MachXO5-NX Devices
FPGA-TN-02257 1.1 5/31/2022 PDF 1 MB
sysCLOCK PLL Design and User Guide for Nexus Platform
FPGA-TN-02095 2.5 8/1/2024 PDF 1.8 MB
sysDSP User Guide for Nexus Platform
FPGA-TN-02096 1.7 6/26/2024 PDF 1.3 MB
sysI/O User Guide for Nexus Platform
FPGA-TN-02067 2.5 2/5/2025 PDF 679.4 KB
sysCONFIG User Guide for Nexus Platform
FPGA-TN-02099 3.3 2/5/2025 PDF 3.7 MB
SGDMA Driver API Reference
FPGA-TN-02340 1.3 2/25/2025 PDF 505.9 KB
QSPI Flash Controller Driver API Reference
FPGA-TN-02339 1.3 1/13/2025 PDF 649.6 KB
Common Programming and Configuration FAQs with Supplementary Concepts for CrossLink-NX, Certus-NX, and CertusPro-NX
FPGA-AN-02048 1.5 1/16/2025 PDF 1.8 MB
CertusPro-NX High-Speed I/O Interface
FPGA-TN-02244 1.5 3/26/2024 PDF 3.6 MB
CertusPro-NX SerDes/PCS User Guide
FPGA-TN-02245 1.4 10/10/2023 PDF 4.3 MB
ADC User Guide for Nexus Platform
FPGA-TN-02129 1.9 2/17/2025 PDF 1.1 MB
Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus Platform
FPGA-TN-02076 2.1 7/18/2024 PDF 614.6 KB
Multi-Boot User Guide for Nexus Platform
FPGA-TN-02145 2.2 1/7/2025 PDF 1.4 MB
Single Event Upset (SEU) Report for Nexus Platform
FPGA-TN-02174 1.6 8/1/2024 PDF 368 KB
MIPI D-PHY Bandwidth Matrix and Implementation
FPGA-TN-02090 1.3 5/23/2024 PDF 947.5 KB
Sub-LVDS Signaling Using Lattice Devices
FPGA-TN-02028 2.6 12/10/2024 PDF 560.4 KB
PCB Layout Recommendations for BGA Packages
FPGA-TN-02024 5.6 12/10/2024 PDF 6.2 MB
Thermal Management
FPGA-TN-02044 5.5 3/6/2025 PDF 771.6 KB
Minimizing System Interruption During Configuration Using TransFR Technology
FPGA-TN-02198 4.5 3/6/2025 PDF 1.6 MB
I3C Target Driver API Reference
FPGA-TN-02338 1.0 12/21/2023 PDF 769.7 KB
I3C Controller Driver API Reference
FPGA-TN-02342 1.0 12/21/2023 PDF 894.8 KB
CertusPro-NX Reinvigorates General-Purpose FPGAs
1.0 6/23/2021 PDF 294.4 KB
CertusPro-NX Hardware Checklist
FPGA-TN-02255 1.5 5/6/2025 PDF 760.3 KB
Memory User Guide for Nexus Platform
FPGA-TN-02094 1.7 4/22/2025 PDF 2.1 MB
Using TraceID
FPGA-TN-02084 2.8 4/15/2025 PDF 493.8 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
CertusPro-NX Family Data Sheet
FPGA-DS-02086 2.2 1/27/2025 PDF 2.9 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Advanced Configuration Security Usage Guide for Nexus Platform
This document would be provided through Technical Support Request after sign-in to Lattice web site. Please refer to Answer Database FAQ 6848 for detail instruction 		FPGA-TN-02176 2.0 3/17/2025 WEB
Triple-Speed Ethernet MAC Driver API Reference
FPGA-TN-02341 1.1 7/29/2024 PDF 398.2 KB
Power Management and Calculation for Certus-NX, CertusPro-NX, and MachXO5-NX Devices
FPGA-TN-02257 1.1 5/31/2022 PDF 1 MB
sysCLOCK PLL Design and User Guide for Nexus Platform
FPGA-TN-02095 2.5 8/1/2024 PDF 1.8 MB
sysDSP User Guide for Nexus Platform
FPGA-TN-02096 1.7 6/26/2024 PDF 1.3 MB
sysI/O User Guide for Nexus Platform
FPGA-TN-02067 2.5 2/5/2025 PDF 679.4 KB
sysCONFIG User Guide for Nexus Platform
FPGA-TN-02099 3.3 2/5/2025 PDF 3.7 MB
SGDMA Driver API Reference
FPGA-TN-02340 1.3 2/25/2025 PDF 505.9 KB
QSPI Flash Controller Driver API Reference
FPGA-TN-02339 1.3 1/13/2025 PDF 649.6 KB
Migrating Designs from AMD CPLD/FPGA Devices to Lattice FPGA Devices
FPGA-AN-02081 1.1 8/27/2024 PDF 2.6 MB
Adding Scalable Power and Thermal Management to Nexus FPGAs
FPGA-AN-02079 1.0 1/31/2024 PDF 1.3 MB
Common Programming and Configuration FAQs with Supplementary Concepts for CrossLink-NX, Certus-NX, and CertusPro-NX
FPGA-AN-02048 1.5 1/16/2025 PDF 1.8 MB
CertusPro-NX High-Speed I/O Interface
FPGA-TN-02244 1.5 3/26/2024 PDF 3.6 MB
CertusPro-NX SerDes/PCS User Guide
FPGA-TN-02245 1.4 10/10/2023 PDF 4.3 MB
ADC User Guide for Nexus Platform
FPGA-TN-02129 1.9 2/17/2025 PDF 1.1 MB
Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus Platform
FPGA-TN-02076 2.1 7/18/2024 PDF 614.6 KB
Multi-Boot User Guide for Nexus Platform
FPGA-TN-02145 2.2 1/7/2025 PDF 1.4 MB
Single Event Upset (SEU) Report for Nexus Platform
FPGA-TN-02174 1.6 8/1/2024 PDF 368 KB
MIPI D-PHY Bandwidth Matrix and Implementation
FPGA-TN-02090 1.3 5/23/2024 PDF 947.5 KB
Sub-LVDS Signaling Using Lattice Devices
FPGA-TN-02028 2.6 12/10/2024 PDF 560.4 KB
Solder Reflow Guide for Surface Mount Devices
FPGA-TN-02041 5.0 12/10/2024 PDF 568.4 KB
PCB Layout Recommendations for BGA Packages
FPGA-TN-02024 5.6 12/10/2024 PDF 6.2 MB
Thermal Management
FPGA-TN-02044 5.5 3/6/2025 PDF 771.6 KB
Minimizing System Interruption During Configuration Using TransFR Technology
FPGA-TN-02198 4.5 3/6/2025 PDF 1.6 MB
I3C Target Driver API Reference
FPGA-TN-02338 1.0 12/21/2023 PDF 769.7 KB
I3C Controller Driver API Reference
FPGA-TN-02342 1.0 12/21/2023 PDF 894.8 KB
CertusPro-NX Hardware Checklist
FPGA-TN-02255 1.5 5/6/2025 PDF 760.3 KB
Memory User Guide for Nexus Platform
FPGA-TN-02094 1.7 4/22/2025 PDF 2.1 MB
Using TraceID
FPGA-TN-02084 2.8 4/15/2025 PDF 493.8 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Package Diagrams
FPGA-DS-02053 8.4 12/11/2024 PDF 9 MB
CertusPro-NX 100K Pinout
FPGA-SC-02022 1.0 11/29/2021 CSV 33.5 KB
CertusProNX-100-CBG256-DD
1.0 1/10/2024 CSV 45.8 KB
CertusPro-NX 50K Pinout
FPGA-SC-02045 1.0 2/11/2023 CSV 24.8 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Cryptographic Engine (CRE) Demo for CertusPro-NX - User Guide
FPGA-UG-02193 0.80 10/9/2023 PDF 1.2 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Lattice OrCAD Capture Schematic Library (OLB)
This file contains an OrCAD Capture Schematic Library (OLB file type) for all Lattice products. This .zip file also includes a .xls worksheet with a list of the contents of the OLB. These symbols can be used to help with OrCAD schematic designs. 		FPGA-SC-02005 8.4 12/10/2024 ZIP 2.7 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Random Bin Picking Based On Structured-Light 3D Scanning
WP0043 1.0 4/8/2025 PDF 3.7 MB
Comparative Study on Low Power FPGA Solutions
WP0037 1.0 4/23/2024 PDF 2 MB
CertusPro-NX Reinvigorates General-Purpose FPGAs
1.0 6/23/2021 PDF 294.4 KB
Rapid Prototype Work Flow with HDL Coder - 5G OFDM and Single Tone Modulation Use Case
WP0039 1.0 8/8/2024 PDF 1.8 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
[BSDL] LFCPNX-50 BBG484
FPGA-MD-02045 1.14 2/7/2023 BSM 66.2 KB
[BSDL] LFCPNX-50 BFG484
FPGA-MD-02045 1.14 2/7/2023 BSM 65.9 KB
[BSDL] LFCPNX-50 CBG256
FPGA-MD-02045 1.14 2/7/2023 BSM 50.9 KB
[BSDL] LFCPNX-100 CBG256
FPGA-MD-02024 1.14 6/23/2021 BSM 51 KB
[BSDL] LFCPNX-100 LFG672
FPGA-MD-02024 1.14 6/23/2021 BSM 73.4 KB
[BSDL] LFCPNX-100 BBG484
FPGA-MD-02024 1.14 6/23/2021 BSM 68.2 KB
[BSDL] LFCPNX-100 ASG256
FPGA-MD-02024 1.14 6/23/2021 BSM 51 KB
[BSDL] LFCPNX-50 ASG256
FPGA-MD-02045 1.14 2/7/2023 BSM 50.9 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
CertusPro-NX Device Family Delphi Models
FPGA-MD-02026 1.1 11/30/2021 ZIP 37.2 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
[IBIS AMI] CertusPro-NX
This document would be provided through Technical Support Request after sign-in to the Lattice web site. Please refer to Answer Database FAQ 6539 for detailed instructions. 		FPGA-MD-02047 1.0 5/19/2023 WEB
[IBIS] CertusPro-NX
FPGA-MD-02025 1.2 7/3/2024 ZIP 15.6 MB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Support

技術サポート

サポートが必要な方はこちらまで

ライセンス

ソフトウェア、IPライセンスが必要な方はこちらまで

品質と信頼性

疑問に関する参考資料

サービス

役立つその他サービス

会社情報

購入する

サポート

FOLLOW