10G SERDES at Lowest Power and Smallest Package – Up to 8 SERDES lanes supporting up to 10.3 Gbps per lane, in packages as small as 9x9 mm. Up to 4x lower power vs. similar FPGAs.
More On-chip Memory, and LPDDR4 Support – Up to 7.3 Mb of on-chip memory. Only FPGA in class with LPDDR4 support. LPDDR4, DDR3/3L, LPDDR2 supported at 1066 Mbps.
Built on Lattice Nexus platform – Class-leading power efficiency. Up to 100x higher reliability, due to 100x lower Soft Error Rate (SER) from 28 nm FD-SOI technology.
1. C = Commercial, I = Industrial, A = Automotive 2. Available in Automotive Grade 3. Each ADC pin count reflects using dedicated complement pair and vRef
Your browser does not support video playback.
Gold Medal - Embedded Computing Category
Processor & IP Category
当社の開発キットとボードで設計プロセスの合理化
事前検証済み、開発期間を短縮
使いやすく、開発に必要な機能を提供
*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.
サポートが必要な方はこちらまで
ソフトウェア、IPライセンスが必要な方はこちらまで
疑問に関する参考資料
役立つその他サービス