Unmanned Aerial Vehicles (UAVs)

Low power innovations for the next frontier of aviation

During the last 25 years, defense-grade unmanned aerial vehicles have benefitted from Lattice's advances in vision processing and sensor fusion to solve complex national security challenges. In the coming years, advances in process technology, algorithms and machine learning will deliver a new set of robust capabilities and use cases while advancing flight control and autonomy, lowering mission costs and extending the payload and duration of missions.

Focused on vision processing performance at the lowest power and always-on AI built on highly reliable FD-SOI platform, Lattice delivers industry leading solutions to help develop next generation avionics with reduced risk and time to market.

Key Lattice FPGA Features & Benefits

  • Best-in-class performance for vision processing and video bridging applications with up to 75% lower power vs similar FPGAs
  • Small form factor packaging with sizes as small as 4 mm x 4 mm
  • Built-in high-speed connectivity including embedded MIPI DPHY, PCIE, DDR3, 1.5 Gbps LVDS and integrated Analog-to-Digital converters simplify data acquisition and processing, sensor fusion, RF front-end interfaces, and control plane implementations
  • Lowest power, parallel multi-sensor interfaces for sensor fusion and low latency networking solutions help integrate real time data to provide a single, autonomous operating picture and enable more informed decisions

Jump to

Example Applications

Image Sensor Processing

  • Bridge one or multiple CSI-2 image sensors to processor interface (PCIe, CMOS, CSI-2)
  • Integrate full functional universal video pipeline
  • Examples: Debayer, color correction matrix, RGB gain, gamma correction…
  • Offloads ISP functionality from the processor

Sensor Aggregation

  • Aggregate up to 11 MIPI CSI-2 image sensors into one MIPI CSI-2 output
  • Stitch data together into larger horizontal video frame
  • Use external DDR memory to stitch data into larger vertical video frame
  • Arbitrate data from image sensors using unique virtual channel numbers
  • Extend limited processor sensor interface capability and connect more sensors

Co-processing

  • Off-load CPU by using Certus-NX as a co-processor to accelerate complex functions
  • DDR3 & LPDDR2 interface support (up to 1066 Mbps) and on-chip embedded memory (up to 2.9 Mbit) provide multiple options for data buffering
  • Compact packages as small as 6x6 mm with PCIe and DDR memory interface support

Reference Designs

人脸识别参考设计

Reference Design

人脸识别参考设计

在ECP5 FPGA上使用卷积神经网络检测人脸,并与已注册的人脸进行匹配。可以用于识别其他任何对象。
人脸识别参考设计
PDM麦克风聚合

Reference Design

PDM麦克风聚合

iCE40 UltraPlus™ 可实现低成本、低功耗、小尺寸的音频解决方案,最多支持聚合来自8个PDM麦克风的数据,并通过I2S或SPI将数据传输到处理器。
PDM麦克风聚合
红外遥控Tx/Rx参考设计

Reference Design

LED/OLED 驱动器

Reference Design

LED/OLED 驱动器

Drive an LED via WISHBONE bus. Default is targeted to a GM1WA55311A LED but can be used to control other LEDs or OLEDs with similar functions.
LED/OLED 驱动器

IP核

CNN Plus加速器IP

IP Core

CNN Plus加速器IP

使用CNN实现超低功耗AI解决方案。最多可配置16位位宽。可搭配莱迪思神经网络编译器软件工具。
CNN Plus加速器IP
CNN协处理器加速器IP

IP Core

CNN协处理器加速器IP

使用莱迪思低功耗FPGA的CNN协处理器加速器引擎。该引擎可与RISC-V处理器一起使用,创建SOC并实现基于TF Lite的加速应用,充分利用莱迪思FPGA的并行计算能力和分布式资源。
CNN协处理器加速器IP
色彩空间转换器

IP Core

色彩空间转换器

免费IP核——支持颜色空间转换和相关的CODEC功能(数据宽度为8-16位、精度高达18位)。支持RGB、YCbCr、CMYK及更多格式之间的转换。
色彩空间转换器
伽玛校正

IP Core

伽玛校正

A highly-parameterizable, multi-color plane gamma correction system. It can support almost any custom gamma correction requirement
伽玛校正

Development Kits & Boards

基于Mach-NX的莱迪思Sentry演示板

Board

基于Mach-NX的莱迪思Sentry演示板

这一完善的平台能够帮助您开发和测试符合NIST 800-193规范的PFR方案,包括实现调试、接口和拓展的各种特性。
基于Mach-NX的莱迪思Sentry演示板
Himax HM01B0 UPduino Shield

Board

Himax HM01B0 UPduino Shield

Himax HM01B0 UPduino Shield是一款使用iCE40 UltraPlus™ FPGA提供低成本、低功耗人机交互解决方案的模块化AI开发平台
HDMI VIP输入桥接板

Board

HDMI VIP输入桥接板

Dual HDMI input for Video Interface Platform (VIP)
HDMI VIP输入桥接板

Demos

PCIe Basic Demo on Crosslink-NX PCIe Bridge Board

Demo

PCIe Basic Demo on Crosslink-NX PCIe Bridge Board

The PCIe Basic Demo allows you to control three 7 segment LEDs and manipulate the onboard memory of the FPGA through the PCIe slot.
PCIe Basic Demo on Crosslink-NX PCIe Bridge Board
PCIe Colorbar Demo for Lattice Nexus-based FPGAs

Demo

PCIe Colorbar Demo for Lattice Nexus-based FPGAs

Demo that displays a series of moving colorbars by streaming the image data using DMA transfers from the FPGA to the host system.
PCIe Colorbar Demo for Lattice Nexus-based FPGAs
PCIe DMA Throughput Demo for Lattice Nexus-based FPGAs

Demo

PCIe DMA Throughput Demo for Lattice Nexus-based FPGAs

The PCI Express DMA Throughput Demo allows to initiate DMA read and write transactions, transferring data from the host to the FPGA and vice versa.
PCIe DMA Throughput Demo for Lattice Nexus-based FPGAs
PCIe Multifunction Demo for Lattice Nexus-based FPGAs

Demo

PCIe Multifunction Demo for Lattice Nexus-based FPGAs

Demonstrates the multifunction capabilities of the Crosslink-NX FPGA that allows access to GPIO, MDIO and I2C registers.
PCIe Multifunction Demo for Lattice Nexus-based FPGAs
人员侦测

Demo

人员侦测

使用人工智能(AI)算法在功能强大的ECP5 FPGA或小尺寸低功耗iCE40 UltraPlus FPGA上检测人员的存在。
人员侦测

Documentation

快速参考
标题 编号 版本 日期 格式 文件大小
Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus Platform
FPGA-TN-02076 1.4 2/16/2022 PDF 462.3 KB
Multi-Boot Usage Guide for Nexus Platform
FPGA-TN-02145 1.2 6/23/2021 PDF 1.2 MB
标题 编号 版本 日期 格式 文件大小
Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus Platform
FPGA-TN-02076 1.4 2/16/2022 PDF 462.3 KB
Multi-Boot Usage Guide for Nexus Platform
FPGA-TN-02145 1.2 6/23/2021 PDF 1.2 MB
Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.