Lattice Propel Design Environment

Build FPGA-based Processor Systems in Minutes

Related Products


Propel Webinar

Newsletter Subscription

Design Environment for Lattice FPGA-based Processor System Design - Lattice Propel is a complete set of graphical and command-line tools to create, analyze, compile, and debug both the hardware design of an FPGA-based processor system, and the software design for that processor system.

Lattice Propel Builder - An easy to use system IP integration environment, Propel Builder provides tools to integrate processors and peripheral IP. The graphical integration environment features an easy-to-use, drag and drop correct-by-construction methodology. All commands are Tcl scriptable.

Lattice Propel SDK - A seamless software development environment, Propel SDK is a software development kit (SDK) with an integrated industry standard IDE and toolchain. The SDK features SW/HW debugging capabilities along with software libraries and board support packages (BSP) for Propel Builder defined systems.

Features

  • Drag and drop IP instantiation
  • Correct by construction design methodology
  • High productivity HW/SW debugging
  • Software libraries and BSP support
  • Tcl scripting commands

Getting Started

  1. Download: Choose and download software from the Software Downloads & Documentation table below
  2. Install: Follow the installation guide, found in Software Downloads & Documentation section below.
  3. License: You will need a Lattice Propel license, Click the button below to request a license.

Jump to

Block Diagrams

Lattice Propel Design Environment

Lattice Propel Design Environment

Lattice Propel Builder Design Flow

Lattice Propel Design Flow

Lattice Propel Solutions

RISC-V MC CPU IP Core

IP Core

RISC-V MC CPU IP Core

The Lattice RISC-V MC CPU soft IP contains a 32-bit RISC-V processor core and optional submodules – Timer and Programmable Interrupt Controller (PIC).
MachXO3D, Certus-NX, CrossLink-NX, Avant-E, MachXO5-NX, CertusPro-NX, MachXO3, MachXO2 
AHB-Lite, Soft Processor, RISC-V, Lattice Propel, TOR Switch, Defense, Automotive 
RISC-V MC CPU IP Core
RISC-V RX CPU IP Core

IP Core

RISC-V RX CPU IP Core

Lattice RISC-V RX IP processes data and instructions while monitoring the external interrupts, using 32-bit RISC-V processor core and several submodules.
Avant-E, MachXO5-NX, Certus-NX, CertusPro-NX, CrossLink-NX 
AHB-Lite, Soft Processor, RISC-V, RTOS, Lattice Propel, Defense, Automotive 
RISC-V RX CPU IP Core
RISC-V SM CPU IP Core

IP Core

RISC-V SM CPU IP Core

Lattice RISC-V SM CPU IP core supports the RV32I instruction set, external interrupt, and debug feature, which is JTAG – IEEE 1149.1 compliant.
Avant-E, MachXO5-NX, Certus-NX, CertusPro-NX, CrossLink-NX, MachXO3D, MachXO3, MachXO2 
AHB-Lite, Soft Processor, RISC-V, Lattice Propel, TOR Switch, Defense, Automotive 
RISC-V SM CPU IP Core
Tightly-Coupled Memory (TCM) IP Core

IP Core

Tightly-Coupled Memory (TCM) IP Core

The Tightly-Coupled Memory IP ensures low-latency automatic selection of the best memory type for user-selected application.
Avant-E, MachXO5-NX, Certus-NX, CertusPro-NX, CrossLink-NX 
Embedded Ram, FIFO, Lattice Propel, Lattice Diamond, Lattice Radiant 
Tightly-Coupled Memory (TCM) IP Core
Lattice Sentry I2C Filter IP Core

IP Core

Lattice Sentry I2C Filter IP Core

Sentry I2C Filter IP Core provides an interface between I2C bus devices and a host processor while protecting against common I2C bus vulnerabilities.
Mach-NX, MachXO3D 
I2C, AHB-Lite, AHB-L, Lattice Propel, Lattice Sentry, Security, AMBA, FPGA, SMBus, RoT, Lattice Diamond, Lattice Sentry PFR IP Package 
Lattice Sentry I2C Filter IP Core
Show More

Award

Lattice Semiconductor Wins Two Medals at 2020 LEAP Awards Expand Image

Leadership in Engineering Achievement Program (LEAP) Awards 2020

Gold Medal- Software Category

Software Downloads & Documentation

Quick Reference
Information Resources
Downloads
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
ModelSim Lattice-Edition Usage Guidelines and Tips
FPGA-AN-02053 1.0 10/31/2022 PDF 1.9 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
ModelSim Lattice-Edition Usage Guidelines and Tips
FPGA-AN-02053 1.0 10/31/2022 PDF 1.9 MB
Lattice Propel 1.0 API Reference
FPGA-AN-02027 1.0 6/3/2020 PDF 914.5 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Lattice Propel 2023.1 Installation for Linux User Guide
FPGA-AN-02066 1.0 6/29/2023 PDF 334.9 KB
Lattice Propel 2023.1 Installation for Windows User Guide
FPGA-AN-02067 1.0 6/29/2023 PDF 1.1 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
AXI Registers for Custom IP Framework - Lattice Propel Builder
FPGA-IPUG-02221 1.0 3/9/2023 PDF 391 KB
DC-SCM LVDS Tunneling Protocol and Interface IP Core - User Guide
FPGA-IPUG-02200 1.6 8/3/2023 PDF 1.6 MB
AXI4 Interconnect Module - Lattice Propel Builder
FPGA-IPUG-02196 1.2 7/3/2023 PDF 740.6 KB
AXI4 to APB Bridge Module - Lattice Propel Builder
FPGA-IPUG-02198 1.2 7/3/2023 PDF 339 KB
AXI4 to AHB-Lite Bridge Module - Lattice Propel Builder
FPGA-IPUG-02199 1.2 8/1/2023 PDF 287.7 KB
Clock Reset Generator VIP - Lattice Propel Builder
FPGA-IPUG-02147 1.0 12/8/2020 PDF 1.1 MB
UART Model VIP - Lattice Propel Builder
FPGA-IPUG-02146 1.1 12/8/2020 PDF 1.1 MB
Lattice Propel 2023.1 SDK User Guide
FPGA-UG-02186 1.0 6/29/2023 PDF 2.7 MB
Lattice IP Packager 2023.1 User Guide
FPGA-UG-02187 1.0 6/29/2023 PDF 1.8 MB
Lattice Propel 2023.1 Builder User Guide
FPGA-UG-02185 1.0 6/29/2023 PDF 4.2 MB
Timer/Counter IP Core – Lattice Propel Builder
FPGA-IPUG-02139 1.2 9/7/2023 PDF 460.5 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Lattice Propel Product Brochure
IO272 2.0 9/29/2022 PDF 1.8 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Lattice Propel 2023.1 Release Notes
FPGA-AN-02065 1.0 6/29/2023 PDF 267.7 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
A Step-By-Step Approach to Lattice Propel
FPGA-AN-02052 1.0 9/29/2022 ZIP 7 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Lattice Propel Helps Designers Create Processor-Based Systems in Minutes
WP0029 1.0 2/23/2021 PDF 503.9 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Lattice Propel 2023.1 64-bit for Linux
2023.1 6/29/2023 ZIP 2.8 GB
Lattice Propel 2023.1 64-bit for Windows
2023.1 6/29/2023 ZIP 1.4 GB
Sentry RISC-V Solution for Propel (Propel 1.0 Patch for Lattice Sentry)
1.0 8/12/2020 EXE 24.4 MB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Licensing

Currently, Lattice Propel Design Environment only requires a Free License.

Notice: If you are upgrading to Propel 2022.1 or later and generated your free Propel license prior to December 2022, please generate a new license to enable proper usage of all tools included in Propel.

Device Support

Device Support by License
Product Subscription License Free License
Avant-E
Check Mark
CertusPro-NX
Check Mark
Certus-NX
Check Mark
CrossLink-NX
Check Mark
Mach-NX
Check Mark
MachXO5-NX
Check Mark
MachXO3D
Check Mark
MachXO3LF
Check Mark
MachXO3L
Check Mark
MachXO2
Check Mark
Operating System
Windows
Windows 10
Windows 11
Linux
RHEL 7.7
RHEL 8.4
RHEL 8.6
Ubuntu 20.04 LTS
 
Request License

Propel Feature List

  • Propel Builder – Graphical driven IP integration and system building tool drag and drop instantiation and wizard guided configuration and parameterization.
  • Propel SDK – Software development kit with Industry-standard IDE and toolchain with integrated Gnu Debugging (GDB).
  • Templates for Hello World project
  • System-level functional verification environment for templates

Version History

Click here to see all Propel Version History.

Videos

Lattice Propel Thumbnail
Expand Video

Get Started Quickly with Lattice Propel

Lattice Propel is the Embedded Design Environment to implement RISC-V soft processor systems in Lattice FPGAs. This demonstration will guide you through building an embedded design, developing the software for the processor, implementation in the FPGA, and debugging the system all with in the Propel environment.
Propel Demo Thumbnail
Expand Video

Propel Simplifies Mach-NX Design

Use Lattice Propel software to add advanced security to a system control FPGA design quickly
Lattice Propel Training Series

Lattice Propel Design Environment Video Training Series

The Lattice Propel Design Environment Video Training Series is a multi-part video series covering every aspect of Propel development suite which includes Propel Builder and Propel SDK. It is well suited for both experienced and new users wanting to learn to develop SoC project using Propel and how to integrate the projects with Radiant and Diamond tools.

ABOUT LATTICE

SALES

SUPPORT

FOLLOW