Lattice Solutions

Everything you need to quickly and easily complete your design

Share This Result >

Narrow Your Results



Solution Type
Device Support
Tags
Providers
Clear All
  • 8N1 UART Transceiver Reference Design

    Reference Design

    8N1 UART Transceiver Reference Design

    8-bit data, no parity, and 1 stop bit Universal Asynchronous Receiver/Transmitter (UART) performs serial-to-parallel and parallel to serial conversions on data characters received from a peripheral device or CPU
    8N1 UART Transceiver Reference Design
  • Soft I2C Bus Master

    Reference Design

    Soft I2C Bus Master

    Implements a soft I2C Bus Master in Verilog, supporting many Lattice FPGA families
    Soft I2C Bus Master
  • Soft I2C Slave Peripheral

    Reference Design

    Soft I2C Slave Peripheral

    Implements a soft I2C Slave Peripheral in Verilog, supporting many Lattice FPGA families
    Soft I2C Slave Peripheral
  • I2C Bus Master

    Reference Design

    I2C Bus Master

    Demonstrates how a fast and configurable I2C-Bus Master Controller can be constructed and utilized in a Lattice CPLD/FPGA device
    I2C Bus Master
  • I2C Master - WISHBONE Compatible

    Reference Design

    I2C Master - WISHBONE Compatible

    Based on the OpenCores I2C master core, this Reference Design provides a bridge between the I2C and WISHBONE bus
    I2C Master - WISHBONE Compatible
  • SPI Master Controller

    Reference Design

    SPI Master Controller

    Implements a SPI Master Controller in VHDL and uses an iCE40™ ultra low density FPGA and can be targeted to other iCE40 family members.
    SPI Master Controller
  • SPI Controller - WISHBONE Compatible

    Reference Design

    SPI Controller - WISHBONE Compatible

    Provides an interface between a microprocessor with a WISHBONE bus and external SPI devices.
    SPI Controller - WISHBONE Compatible
  • SPI Slave Peripheral using Embedded Function Block

    Reference Design

    SPI Slave Peripheral using Embedded Function Block

    Implements intuitive interface between an external SPI master and the XO2 internal registers (user logic) or memory extension in XO2.
    SPI Slave Peripheral using Embedded Function Block
  • I2C Slave Peripheral using Embedded Function Block

    Reference Design

    I2C Slave Peripheral using Embedded Function Block

    Ready to use RTL code segment that implements intuitive interface between an external I2C master and the MachXO2 internal registers or memory extension in XO2
    I2C Slave Peripheral using Embedded Function Block
  • UART 16550 Transceiver

    Reference Design

    UART 16550 Transceiver

    Implements a UART compatible to PC16550 in FPGA.
    UART 16550 Transceiver
  • Page 1 of 1
    First Previous
    1
    Next Last