Lattice Solutions

Everything you need to quickly and easily complete your design

Share This Result >

Narrow Your Results



Solution Type



Device Support













Tags






















Providers
Clear All
  • ​​I3C-SC: MIPI I3C Basic Secondary Controller​

    IP Core

    ​​I3C-SC: MIPI I3C Basic Secondary Controller​

    ​​Highly featured I3C Basic Secondary Controller (Controller-Capable Slave). Optional I3C-to-AHB bridge functionality from over-I3C remote access of local AHB bus. Works to any Lattice FPGA device.​
    ​​I3C-SC: MIPI I3C Basic Secondary Controller​
  • ​​I3C-T - MIPI I3C Basic Target​

    IP Core

    ​​I3C-T - MIPI I3C Basic Target​

    ​Highly featured, SDR-Capable and HDR-Tolerant Target controller. Supports hot-join, in-band interrupts, & dynamic addressing. Works to any Lattice FPGA device​.
    ​​I3C-T - MIPI I3C Basic Target​
  • ZipAccel-C: GZIP/ZLIB/Deflate Data Compression

    IP Core

    ZipAccel-C: GZIP/ZLIB/Deflate Data Compression

    ZipAccel-C: GZIP/ZLIB/Deflate Compression Core is a custom hardware implementation of a lossless data compression engine that complies with the Deflate, GZIP, and ZLIB compression standards.
    ZipAccel-C: GZIP/ZLIB/Deflate Data Compression
  • ZipAccel-D: GUNZIP/ZLIB/Inflate Data Decompression

    IP Core

    ZipAccel-D: GUNZIP/ZLIB/Inflate Data Decompression

    ZipAccel-D: Decompression engine for GZIP/ZLIB/Deflate files is a custom hardware implementation of a lossless data decompression engine that complies with the Inflate/Deflate, GZIP/GUNZIP, and ZLIB compression standards.
    ZipAccel-D: GUNZIP/ZLIB/Inflate Data Decompression
  • 1G/10G TCP/IP Hardware Stack

    IP Core

    1G/10G TCP/IP Hardware Stack

    Complete and scalable 1G/10G TCP/UDP/IP Hardware Stack.
    1G/10G TCP/IP Hardware Stack
  • JPEG-DX-F - Ultra-Fast Baseline and Extended JPEG Decoder

    IP Core

    JPEG-DX-F - Ultra-Fast Baseline and Extended JPEG Decoder

    Scalable, ultra-high throughput 8/12-bit JPEG decoder. Ideal for low-latency motion-Jpeg streaming. Full-HD or Ultra-HD capable depending on the device.
    JPEG-DX-F - Ultra-Fast Baseline and Extended JPEG Decoder
  • JPEG-DX-S - Baseline and Extended JPEG Decoder

    IP Core

    JPEG-DX-S - Baseline and Extended JPEG Decoder

    Compact, 8bit and 12bit per color, JPEG decoder. Ideal for low-latency motion-Jpeg streaming.
    JPEG-DX-S - Baseline and Extended JPEG Decoder
  • JPEG-EX-F - Ultra-Fast Baseline and Extended JPEG Encoder

    IP Core

    JPEG-EX-F - Ultra-Fast Baseline and Extended JPEG Encoder

    Scalable, ultra-high throughput 8/12-bit encoder. Highly configurable with advanced bit-rate control. Ideal for low-latency motion-Jpeg streaming.
    JPEG-EX-F - Ultra-Fast Baseline and Extended JPEG Encoder
  • JPEG-EX-S - Baseline and Extended JPEG Encoder

    IP Core

    JPEG-EX-S - Baseline and Extended JPEG Encoder

    Compact, 8bit and 12bit per color, JPEG encoder. Highly configurable with advanced bit-rate control features. Ideal for low-latency motion-Jpeg streaming.
    JPEG-EX-S - Baseline and Extended JPEG Encoder
  • PNG Lossless Compression Decoder

    IP Core

    PNG Lossless Compression Decoder

    Compact and fast PNG compression decoder with streaming input and output interfaces.
    PNG Lossless Compression Decoder
  • SPMI-CTRL - MIPI SPMI Master or Slave Controller

    IP Core

    SPMI-CTRL - MIPI SPMI Master or Slave Controller

    Highly featured, easy-to-use master or slave controller supporting the latest version of the MIPI-SPMI specification. Portable to any Lattice FPGA device
    SPMI-CTRL - MIPI SPMI Master or Slave Controller
  • TSN-EP – TSN Ethernet Endpoint Controller

    IP Core

    TSN-EP – TSN Ethernet Endpoint Controller

    Highly flexible core supports timing synchronization (IEEE 802.1AS), traffic shaping (IEEE 802.1Qav, Qbv) and frame-preemption (IEEE 802.1Qbu, & 802.3br).
    TSN-EP – TSN Ethernet Endpoint Controller
  • UDPIP-1G – 1Gbps UDP/IP Hardware Protocol Stack

    IP Core

    UDPIP-1G – 1Gbps UDP/IP Hardware Protocol Stack

    Standalone, processor-less operation with up to 32 Rx and 32 Tx channels. Supports DHCP, IGMP, ICMP, ARP with cache, Jumbo and super Jumbo IPv4 frames.
    UDPIP-1G – 1Gbps UDP/IP Hardware Protocol Stack
  • LIN - LIN Bus Master/Slave Controller

    IP Core

    LIN - LIN Bus Master/Slave Controller

    Production-proven core suitable for LIN 2.2 or earlier networks. Standard and Safety Enhanced (ISO 26262) versions. Portable to any Lattice FPGA.
    LIN - LIN Bus Master/Slave Controller
  • CAN-CTRL - CAN 2.0, CAN FD, and CAN XL Bus Controller

    IP Core

    CAN-CTRL - CAN 2.0, CAN FD, and CAN XL Bus Controller

    Highly featured and multiple times production proven IP core. Available in standard and safety-enhanced (ISO 26262) versions. Portable to any Lattice FPGA
    CAN-CTRL - CAN 2.0, CAN FD, and CAN XL Bus Controller
  • UART with FIFOs and Synchronous CPU Interface Core

    IP Core

    UART with FIFOs and Synchronous CPU Interface Core

    A standard UART providing 100% software compatibility with the popular Texas Instruments 16550 device
    UART with FIFOs and Synchronous CPU Interface Core
  • Page 1 of 1
    First Previous
    1
    Next Last