PCI Express for Nexus FPGAs

Easy-to-use Transaction Layer Interface to the PCI Express Bus

相关产品


Newsletter Subscription

PCI Express® is a high performance, fully scalable, and well-defined standard for a wide variety of computing and communications platforms. As a packet-based serial technology, the PCI Express standard greatly reduces the number of required pins and simplifies board routing and manufacturing.

With Lattice Nexus platform, Lattice offers x1 and up to x4 lanes. Both provide a flexible, high-performance, easy-to-use Transaction Layer Interface to the PCI Express Bus. The implementation is a hardened IP with soft logic provided for interface conversion options. The hardened IP is an integration of PHY and Link Layer blocks.

Lattice PCIe x1 IP Core is supported in the CrossLink-NX, Certus-NX, MachXO5-NX FPGA device families and is available in the Lattice Radiant™ software.

Lattice PCIe x4 IP Core is supported in the CertusPro-NX™ and MachXO5™-NX1 FPGA device families and is available in the Lattice Radiant™ software.

Note: 1. MachXO5-NX is configurable to x1.

Latest Resource Utilization details are available in the PCIe X1 IP Core and PCIE X4 IP Core User Guides.

Features

Hard IP PHY

PCIE x1

  • Transmitter: Configurable driver impedance, amplitude. Support for one lane
  • Receiver: Configurable receiver impedance, Continuous Time Linear Equalizer (CTLE) gain, 1-Tap Decision Feedback.
  • PCS: Rate negotiation support. Selectable parallel data widths such as 5, 10, and 16
  • Link Layer:
    • PCI Express Base Specification Revision 3.0 compliant, including compliance with earlier PCI Express Specifications.
    • Backward compatible with PCI Express 2.x, and 1.x
    • x1 PCI Express Lane only
    • 5.0 GT/s, and 2.5 GT/s line rate support

PCIE x4

  • Transmitter: Configurable driver impedance, amplitude, and 3-tap pre-emphasis. Support for four lanes
  • Receiver: Configurable receiver impedance, Continuous Time Linear Equalizer (CTLE) gain, 1-Tap Decision Feedback Equalization (DFE), and support for equalizer adaptation.
  • PCS: Rate negotiation support. Selectable parallel data widths such as 5, 10, and 16
  • Link Layer:
    • PCI Express Base Specification Revision 4.0 compliant, including compliance with earlier PCI Express Specifications
    • Backward compatible with PCI Express 3.x, 2.x, and 1.x
    • X4 PCI Express Lanes with bifurcation options such as 1×4, 1×2, and 1×1 lane configurations
    • 8.0GT/s, 5.0 GT/s, and 2.5 GT/s line rate support

Soft IP Key Features for both x1 and x4 Lanes

  • AHB-Lite Data Interface Option with DMA and Non-DMA support
  • AXI4-Stream Data Interface Option
  • APB Register Interface

The software driver is developed using Jungo WinDriver Software toolkit. You can develop your own driver or use the Jungo WinDriver for driver development. To use Jungo WinDriver, contact Jungo to obtain a valid paid annual subscription.

For more information, please contact through this link: WinDriver of Jungo (or email at: WinDriver@jungo.com )

 

Jungo logo 

Jump to

Block Diagram

PCIe_x1放大图片
  • PCIe x1 IP Core Block Diagram for CrossLink-NX, Certus-NX
  • The Lattice PCIe x1 IP Core implements all three layers defined by the PCI Express Specification
  • The soft logic is provided for optional interface conversion such as:
    AHB-Lite, AXI4-Stream, and APB for registers access
PCI Express x1 & x4 IP Core for Nexus-based FPGAs放大图片
  • PCIe X4 IP Core Block Diagram for CertusPro-NX and MachXO5-NX
  • The Lattice PCIe X4 IP Core implements all three layers defined by the PCI Express Specification
  • The soft logic is provided for optional interface conversion such as:
    Non-DMA AHB-Lite (supported in IP versions older than 3.0.0), Non-DMA AXI4-Stream, and APB fore register accesses

Performance and Size

PCI Express IP Configuration
PCIe IP PCIE_X1 PCIE_X4
X1 Native X1 Native X1 Native X1 Native X1 Native X2 Native X4 Native
FPGA Families Supported CrossLink-NX Certus-NX MachXO5-NX MachXO5-NX CertusPro-NX CertusPro-NX CertusPro-NX
Targeted Device LIFCL-40 LFD2NX-40 LFMXO5-35T
LFMXO5-65T		 LFMXO5-55T,
LFMXO5-100T,
LFMXO5-55TD,
LFMXO5-55TDQ		 LFCPNX-100 LFCPNX-100 LFCPNX-100
Data Path Width (Core Data Width)
 32 32 32 32 32 64 128
PCI Express Link Speed Gen2 (5.0 GT/s)
Gen1 (2.5 GT/s)		 Gen2 (5.0 GT/s)
Gen1 (2.5 GT/s)		 Gen3 (8.0 GT/s)
Gen2 (5.0 GT/s)
Gen1 (2.5 GT/s)
Data Path Width (Core Data Width) 1x1 1x1 1x1 1x1 1x4, 1x2, 1x1
LUTs 303 303 303 326 326 399 544
sysMEMTM EBRs 0 0 0 0 0 0 0
Registers 0 0 0 3 3 3 3

Ordering Information

The PCIe x1 and x4 IP are available with the Lattice Radiant Subscription software. To purchase the Lattice Radiant Subscription license, contact
Lattice Sales or go to the Lattice Online Store.

PCIe Solutions for Nexus FPGAs

Crosslink-NX PCIe桥接板上的PCIe基础演示

演示

Crosslink-NX PCIe桥接板上的PCIe基础演示

该PCIe基础演示可以控制三个7段LED，并通过PCIe插槽操作FPGA的片上存储器。
CrossLink-NX, Certus-NX, CertusPro-NX 
SPI, Camera, CSI Camera, Ethernet, PCIe, PMOD, RJ-45, X/S/RGMII, UAVs, Automotive, Bus Controllers, Defense, LED, Nexus PCIe 
Crosslink-NX PCIe桥接板上的PCIe基础演示
PCIe Colorbar Demo for Lattice Nexus-based FPGAs

演示

PCIe Colorbar Demo for Lattice Nexus-based FPGAs

PCIe Colorbar Demo displays a series of moving colorbars by streaming the image data using DMA transfers from the FPGA to the host system.
CrossLink-NX, Certus-NX, CertusPro-NX 
SPI, Camera, CSI Camera, Ethernet, PCIe, PMOD, RJ-45, X/S/RGMII, UAVs, Automotive, Bus Controllers, Defense, LED, Nexus PCIe 
PCIe Colorbar Demo for Lattice Nexus-based FPGAs
PCIe DMA Throughput Demo for Lattice Nexus-based FPGAs

演示

PCIe DMA Throughput Demo for Lattice Nexus-based FPGAs

The PCI Express DMA Throughput Demo allows to initiate DMA read and write transactions, transferring data from the host to the FPGA and vice versa.
CrossLink-NX, Certus-NX, CertusPro-NX 
SPI, Camera, CSI Camera, Ethernet, PCIe, PMOD, RJ-45, X/S/RGMII, UAVs, Automotive, Bus Controllers, Defense, LED, Nexus PCIe 
PCIe DMA Throughput Demo for Lattice Nexus-based FPGAs
基于莱迪思Nexus FPGA的PCIe多功能演示

演示

基于莱迪思Nexus FPGA的PCIe多功能演示

展示Crosslink-NX FPGA的多功能特性，可访问GPIO、MDIO和I2C寄存器。
CrossLink-NX, Certus-NX, CertusPro-NX, MachXO5-NX 
SPI, Camera, CSI Camera, Ethernet, PCIe, PMOD, RJ-45, X/S/RGMII, UAVs, Automotive, Bus Controllers, Defense, I2C, LED, GPIO, Nexus PCIe 
基于莱迪思Nexus FPGA的PCIe多功能演示
Lattice mVision MIPI Video Sensor to PCIe Bridge Demonstration

演示

Lattice mVision MIPI Video Sensor to PCIe Bridge Demonstration

This design demonstrates the functionality of transferring MIPI CSI-2 sensor video data to a computer through PCIe with a Direct Memory Access (DMA) engine.
CertusPro-NX 
Lattice mVision, MIPI, CSI-2, DMA, PCIe, Nexus PCIe 
Lattice mVision MIPI Video Sensor to PCIe Bridge Demonstration
Show More

Documentation

快速参考
资讯资源
标题 编号 版本 日期 格式 文件大小
选择全部
Lattice Avant and Nexus Linux PCIe Host Non-DMA Driver User Guide
FPGA-TN-02424 1.0 12/11/2025 PDF 1.8 MB
Lattice Avant and Nexus PCIe Basic Memory-Mapped Host Driver (Non-DMA) User Guide
FPGA-TN-02387 1.3 10/10/2025 PDF 1.3 MB
Lattice Avant and Nexus PCIe Host DMA Driver Software User Guide
FPGA-TN-02386 1.3 12/11/2025 PDF 1.6 MB
标题 编号 版本 日期 格式 文件大小
选择全部
PCIe x1 IP Core - User Guide
FPGA-IPUG-02091 2.2 12/11/2025 PDF 5.5 MB
PCIe x4 IP Core - User Guide
FPGA-IPUG-02126 2.3 12/11/2025 PDF 6.4 MB
标题 编号 版本 日期 格式 文件大小
选择全部
PCIe x1 IP Core - Release Notes
FPGA-RN-02060 1.4 12/11/2025 PDF 271.5 KB
PCIe x4 IP Core - Release Notes
FPGA-RN-02059 1.6 12/11/2025 PDF 331.6 KB

ABOUT LATTICE

SALES

SUPPORT

FOLLOW