PCI Express for Nexus FPGAs

Easy-to-use Transaction Layer Interface to the PCI Express Bus

相关产品


Newsletter Subscription

PCI Express is a high performance, fully scalable, well-defined standard for a wide variety of computing and communications platforms. Being a packet based serial technology, PCI Express greatly reduces the number of required pins and simplifies board routing and manufacturing. PCI Express is a point-to-point technology, as opposed to the multi-drop bus in PCI. Each PCI Express device has the advantage of full duplex communication with its link partner to greatly increase overall system bandwidth. The basic data rate for a single lane is double that of the 32 bit/33 MHz PCI bus. A four-lane link has eight times the data rate in each direction of a conventional bus.

The Lattice PCIe X1 & X4 Cores provide a flexible, high-performance, easy-to-use Transaction Layer Interface to the PCI Express® Bus. The Lattice PCIe X1 & X4 Cores implementation is a hardened IP with soft logic provided for interface conversion options. The hardened IP is an integration of PHY and Link Layer blocks from third party vendors.

Features

  • PCIe X1 core is compliant with PCI Express Base Specification Revision 3.0 and supports 5.0 GT/s, and 2.5 GT/s line rates
  • PCIe X4 core is compliant with PCI Express Base Specification Revision 4.0 and supports 8.0 GT/s, 5.0 GT/s, and 2.5 GT/s line rates
  • With built in DMA capability and AXI interface
  • Comprehensive application support with both Endpoint and Root port configurations
  • Multi-Function support with 1-4 Physical Functions per Link
  • Implements all 3 PCI Express Layers (Transaction, Data Link, Physical)

* The Lattice PCIe X1 IP Core is supported in CrossLink™-NX, Certus™-NX and MachXO5T™-NX FPGA device families, and PCIe X4 IP Core is supported in CertusPro™-NX FPGA device family

Jump to

Block Diagram

PCI Express x1 & x4 IP Core for Nexus-based FPGAs放大图片

Performance and Size

PCI Express IP Configuration

x1 Native X1 Native X2 Native X4 Native
FPGA Families Supported CrossLink-NX Certus-NX CertusPro-NX CertusPro-NX CertusPro-NX
Targeted Device LIFCL-40 LFD2NX-40 LFCPNX-100 LFCPNX-100 LFCPNX-100
Data Path Width (Core Data Width)
 32 32 32 64 128
PCI Express Link Speed
 Gen2 (2.5 & 5.0 GT/s) Gen2 (2.5 & 5.0 GT/s)
Gen3 (2.5, 5.0 & 8.0 GT/s)
Data Path Width (Core Data Width)
 - 1x4, 1x2, 1x1, 1x2+1x1, 2x1
LUTs 5217 5217 TBD
sysMEMTM EBRs 29 29
Registers 3172 3172

Ordering Information

  Part Number
Device Family Multi-site Perpetual Single Seat Annual
CertusPro-NX PCI-EXP4-CPNX-UT
PCI-EXP2-CPNX-UT
PCI-EXP1-CPNX-UT		 PCI-EXP4-CPNX-US
PCI-EXP2-CPNX-US
PCI-EXP1-CPNX-US
MachXO5-NX PCI-EXP1-XO5-UT PCI-EXP1-XO5-US
CrossLink-NX PCI-EXP1-CNX-UT PCI-EXP1-CNX-US
Certus-NX PCI-EXP1-CTNX-UT PCI-EXP1-CTNX-US

OPN Reference Guide

PCI-EXP4: covers x1, x2 and x4
PCI-EXP2: covers x1 and x2

To download a full evaluation version of this IP, go to the IP Server in Lattice Radiant. This IP core supports Lattice’s IP hardware evaluation capability, which makes it possible to generate the IP core and operate in hardware for a limited time (approximately four hours) without requiring an IP license.

To find out how to purchase the PCI Express Endpoint IP core, please contact your local Lattice Sales Office.

PCIe Solutions for Nexus FPGAs

Crosslink-NX PCIe桥接板上的PCIe基础演示

演示

Crosslink-NX PCIe桥接板上的PCIe基础演示

该PCIe基础演示可以控制三个7段LED，并通过PCIe插槽操作FPGA的片上存储器。
CrossLink-NX, Certus-NX, CertusPro-NX 
SPI, Camera, CSI Camera, Ethernet, PCIe, PMOD, RJ-45, X/S/RGMII, UAVs, Automotive, Bus Controllers, Defense, LED, Nexus PCIe 
Crosslink-NX PCIe桥接板上的PCIe基础演示
PCIe Colorbar Demo for Lattice Nexus-based FPGAs

演示

PCIe Colorbar Demo for Lattice Nexus-based FPGAs

PCIe Colorbar Demo displays a series of moving colorbars by streaming the image data using DMA transfers from the FPGA to the host system.
CrossLink-NX, Certus-NX, CertusPro-NX 
SPI, Camera, CSI Camera, Ethernet, PCIe, PMOD, RJ-45, X/S/RGMII, UAVs, Automotive, Bus Controllers, Defense, LED, Nexus PCIe 
PCIe Colorbar Demo for Lattice Nexus-based FPGAs
PCIe DMA Throughput Demo for Lattice Nexus-based FPGAs

演示

PCIe DMA Throughput Demo for Lattice Nexus-based FPGAs

The PCI Express DMA Throughput Demo allows to initiate DMA read and write transactions, transferring data from the host to the FPGA and vice versa.
CrossLink-NX, Certus-NX, CertusPro-NX 
SPI, Camera, CSI Camera, Ethernet, PCIe, PMOD, RJ-45, X/S/RGMII, UAVs, Automotive, Bus Controllers, Defense, LED, Nexus PCIe 
PCIe DMA Throughput Demo for Lattice Nexus-based FPGAs
PCIe Multifunction Demo for Lattice Nexus-based FPGAs

演示

PCIe Multifunction Demo for Lattice Nexus-based FPGAs

Demonstrates the multifunction capabilities of the Crosslink-NX FPGA that allows access to GPIO, MDIO and I2C registers.
CrossLink-NX, Certus-NX, CertusPro-NX, MachXO5-NX 
SPI, Camera, CSI Camera, Ethernet, PCIe, PMOD, RJ-45, X/S/RGMII, UAVs, Automotive, Bus Controllers, Defense, I2C, LED, GPIO, Nexus PCIe 
PCIe Multifunction Demo for Lattice Nexus-based FPGAs
Lattice mVision MIPI Video Sensor to PCIe Bridge Demonstration

演示

Lattice mVision MIPI Video Sensor to PCIe Bridge Demonstration

This design demonstrates the functionality of transferring MIPI CSI-2 sensor video data to a computer through PCIe with a Direct Memory Access (DMA) engine.
CertusPro-NX 
Lattice mVision, MIPI, CSI-2, DMA, PCIe, Nexus PCIe 
Lattice mVision MIPI Video Sensor to PCIe Bridge Demonstration
Show More

Documentation

快速参考
标题 编号 版本 日期 格式 文件大小
选择全部
PCIE X4 IP Core - User Guide
FPGA-IPUG-02126 1.6 8/25/2024 PDF 6.7 MB
PCIe X1 IP Core - User Guide
FPGA-IPUG-02091 1.8 4/26/2024 PDF 4.4 MB

ABOUT LATTICE

SALES

SUPPORT

FOLLOW