莱迪思解决方案

这里有轻松快速实现设计所需的全部资源

Share This Result >

Narrow Your Results



Solution Type
Device Support
Tags
Providers
Clear All
  • RISC-V RX and LPDDR4 Memory Controller Reference Design

    Reference Design

    RISC-V RX and LPDDR4 Memory Controller Reference Design

    RISC-V RX & LPDDR4 Memory Controller Reference Design shows usage of the RISC-V RX soft IP & LPDDR4 memory controller in Lattice Avant™ & CertusPro™ NX.
    RISC-V RX and LPDDR4 Memory Controller Reference Design
  • ULX3S by Radiona.org

    Board

    ULX3S by Radiona.org

    A fully open source, compact, robust, and affordable ECP5 FPGA dev board equipped with a balanced selection of additional components and expansions.
    ULX3S by Radiona.org
  • AK-MACHXO2-7000开发板

    Board

  • FTMCTRL - Combined PROM/IO/SRAM/SDRAM Memory controller with EDAC IP Core

    IP Core

    FTMCTRL - Combined PROM/IO/SRAM/SDRAM Memory controller with EDAC IP Core

    Combined PROM/IO/SRAM/SDRAM Memory controller with optional EDAC. The PROM, SRAM and SDRAM areas can be EDAC-protected using a (39, 7) BCH code. The EDAC provides single error correction and double-error detection for each 32-bit memory word.
    FTMCTRL - Combined PROM/IO/SRAM/SDRAM Memory controller with EDAC IP Core
  • 针对ispMACH器件的标准SDRAM控制器

    Reference Design

    针对ispMACH器件的标准SDRAM控制器

    SDRAM Interface to standard microprocessors, independent of the processor type. The design as shown supports two 16MB memory regions configured as 4 M x 32 bits
    针对ispMACH器件的标准SDRAM控制器
  • Page 1 of 1
    First Previous
    1
    Next Last