• Home >
  • Lattice Solutions

Lattice Solutions

Everything you need to quickly and easily complete your design

Share This Result >

Narrow Your Results



Solution Type
Device Support
Tags
Providers
Clear All
  • BSCAN - Multiple Port Linker (BSCAN2)

    Reference Design

    BSCAN - Multiple Port Linker (BSCAN2)

    Implements an IEEE 1149.1 compliant Boundary Scan port on an FPGA. Multiple scan ports are linked together feeing into the IEEE 1149.1 port.
    MachXO, MachXO2, ispMACH 4000ZE, ispMACH 4000V/B/C/Z, LatticeXP2, ECP5 / ECP5-5G 
    IEEE 1149.1, Boundary Scan 
    BSCAN - Multiple Port Linker (BSCAN2)
  • BSCAN - Multiple Port Addressable Buffer (BSCAN-1)

    Reference Design

    BSCAN - Multiple Port Addressable Buffer (BSCAN-1)

    A multiple boundary scan test access port (TAP) addressable buffer function that can be accessed through a standard IEEE 1149.1 interface
    LatticeXP2, ispMACH 4000ZE, MachXO, ispMACH 4000V/B/C/Z, Platform Manager 
    Boundary Scan, IEEE 1149.1, TOR Switch 
    BSCAN - Multiple Port Addressable Buffer (BSCAN-1)
  • ispMACH 4256V Breakout Board

    Board

    ispMACH 4256V Breakout Board

    A simple low-cost board that provides complete I/O access to the ispMACH4256V (TN144 package)+LEDs, Prototyping area and more.
    ispMACH 4000V/B/C/Z 
    Breakout, Defense 
    ispMACH 4256V Breakout Board
  • 8b/10b Encoder/Decoder

    Reference Design

    8b/10b Encoder/Decoder

    8b to 10b encoder and 10b to 8b decoder
    MachXO, LatticeECP3, LatticeXP2, ispMACH 4000V/B/C/Z 
    Data CODEC, Data Communication 
    8b/10b Encoder/Decoder
  • Power Manager II Fault Logger

    Reference Design

    Power Manager II Fault Logger

    Records the supply fault condition in non-volatile memory so the fault(s) can read back at some later time
    ispMACH 4000V/B/C/Z, MachXO, Power Manager II, LatticeXP2 
    Mixed-Signal, Power Management, SPI Flash, TOR Switch, Guidance Systems 
    Power Manager II Fault Logger
  • HDLC Controller

    Reference Design

    HDLC Controller

    Implements HDLC (High-Level Data Link Control), located at the OSI link layer 2. supports LAPB, LAPD, LLC and SDLC with a few modifications
    LatticeECP2/M, ispMACH 4000V/B/C/Z, ispMACH 4000ZE, LatticeXP2, MachXO 
    Data Communication, Ethernet 
    HDLC Controller
  • PWM Fan Controller - WISHBONE Compatible

    Reference Design

    PWM Fan Controller - WISHBONE Compatible

    Implements a PWM fan control using a PLD and a MOSFET circuit to provide the speed control of a simple 2-pin or 3-pin fan.
    ispMACH 4000ZE, MachXO, LatticeXP2, MachXO2, MachXO3, ispMACH 4000V/B/C/Z 
    PWM, Wishbone, TOR Switch 
    PWM Fan Controller - WISHBONE Compatible
  • Arbitration and Switching Between Bus Masters

    Reference Design

    Arbitration and Switching Between Bus Masters

    Provides a mode of connection and arbitration between multiple bus masters. While an I2C bus is used in this design, it is applicable to other protocols.
    MachXO, LatticeXP2, ispMACH 4000V/B/C/Z 
    Bus Controllers, I2C, TOR Switch 
    Arbitration and Switching Between Bus Masters
  • Standard SDRAM Controller for ispMACH Devices

    Reference Design

    Standard SDRAM Controller for ispMACH Devices

    SDRAM Interface to standard microprocessors, independent of the processor type. The design as shown supports two 16MB memory regions configured as 4 M x 32 bits
    ispMACH 4000ZE, ispMACH 4000V/B/C/Z 
    SDRAM 
    Standard SDRAM Controller for ispMACH Devices
  • ispMACH4064Z Evaluation Board

    Board

    ispMACH4064Z Evaluation Board

    Evaluation board for the ispMACH4064ZC + LCD panel + Power from 9V battery, AC adapter, or banana jack inputs.
    ispMACH 4000V/B/C/Z 
    Breakout 
    ispMACH4064Z Evaluation Board
    • Page 1 of 1
    First Previous
    1
    		Next Last

    ABOUT LATTICE

    SALES

    SUPPORT

    FOLLOW