Lattice Blog

Traditionally, FPGA design was simple. Designers set a basic clock constraint that was propagated across the chip. But now, FPGA designs have become much more complex. There are multiple clocks, and relationships between those clocks. There may be clock domain crossings that need to be accounted for. So, FPGA design tools today must feature much greater analysis capabilities to show the designer, for example, where those clock domain crossings are, to be able to constrain for multiple clocks, an...

One of the most exciting topics in the tech world is Artificial Intelligence, or AI. From its science-fiction like promise of intelligent machines to its more practical implementations as additional smarts in connected devices, AI is one of the most powerful technologies now available. But, as the well-known Peter Parker principle dictates, “With great power comes great responsibility” and so it is with AI. Companies building AI-enabled products and services, in particular, have star...

The AI/ML revolution continues to gain traction across multiple applications, particularly Edge applications. Edge devices like security cameras, robots, industrial equipment, Client PCs, and even toys can now support AI/ML capabilities that provide users with new capabilities and experiences. According to industry analyst firm ABI Research, the Edge AI chipset market “has experienced strong growth in the past and is expected to continue to grow to US$71 billion by 2024, with a CAGR of 31%...

Lattice low power FPGA technology helped the Swissloop design team engineer an award-winning hyperloop pod.

This Lattice blog will compare and contrast some of the key differences between FPGAs and their primary competition, microcontrollers (MCUs).

This blog post focuses on how to implement a clock domain SPI interface between a DAC and a Lattice FPGA.

Combining Micron LPDDR4 memory with Lattice FPGAs can enable Edge applications with low power consumption and strong performance characteristics.

This blog post focuses on how to implement a two clock domain SPI interface between a DAC and a Lattice FPGA.

Lattice Certus-NX general purpose FPGA family now offers automotive grade versions of its FPGAs that are AEC-Q100 qualified for use in wide range of automotive applications.

Learn how FPGAs can help address size, weight, power, and cost challenges for aerospace and defense applications.