The System Memory Module is designed to be fully compatible with the AHB-Lite standard. It can be configured as single or dual AHB-Lite interfaces, depending on if single or dual port memory is needed. The signals from the AHB-L bus are translated into memory compatible signals, which can be directly interpreted by the core memory implementation.
Latest Resource Utilization details are available in the IP Core User Guide.