MachXO2

ずば抜けたブリッジ機能とI/O拡張の多様性でコントロールフリークから解放

Our system is going under maintenance starting March 27, 2025 at 8:00 AM Pacific and ending March 27, 2025 at 9:00 AM Pacific. During this window, the website may not be reachable. For immediate assistance, please contact techsupport@latticesemi.com.

Related Products

コントロールし、消費電力を節約－起動時間が1msを超えると、MachXO2は起動中に信号を迅速にコントロールし、システム性能の向上と信頼性の高い動作を実現

システム性能を論理的に向上－MachXO2は、内蔵のハードウェアアクセラレーションと最大6864のLUT4により、プロセッサの負荷を軽減し、システム性能を向上

より多くの電圧でさらに節電－3.3/2.5Vと1.2Vのバージョンと22μWの低電力のスタンバイ電源を使用すると、MachXO2をシステム起動中に利用できる便利な電源から操作することが可能

特長

  • 最大256 KビットのユーザFlashメモリと最大240KビットのsysMEM™内蔵ブロックRAM
  • 過度のリークを防ぐ最大334ホットソケット可能なIO
  • JTAG, SPI, I2CまたはWishboneでプログラム可能
  • TransFR機能により、デバイスの動作を中断することなく現場でのデザイン更新が可能
  • プログラム可能なsysIO™バッファーはLVCMOS, LVTTL, PCI, LVDS, BLVDS, MLVDS, RSDS, LVPECL, SSTL, HSTL対応

リンクに飛ぶ

ファミリーテーブル

MachXO2 デバイス選択ガイド
  XO2-256 XO2-640 XO2-640U XO2-1200 XO2-1200U XO2-2000 XO2-2000U XO2-4000 XO2-7000
密度LUT 256 640 640 1280 1280 2112 2112 4320 6864
EBR RAM ブロック (9 kbits/ブロック) 0 2 7 7 8 8 10 10 26
EBR SRAM (kbits) 0 18 64 64 74 74 92 92 240
Dist. SRAM (kbits) 2 5 5 10 10 16 16 34 54
ユーザフラッシュメモリ (kbits) 0 24 64 64 80 80 96 96 256
PLL 0 0 1 1 1 1 2 2 2
DDR/DDR2/LPDDR メモリ対応 - - あり あり あり あり あり あり Yes
構成メモリ 内部フラッシュ
デュアルブート1 あり あり あり あり あり あり あり あり あり
エンベデッド機能ブロック I2C (2), SPI (1), タイマー (1)
コア Vcc 1.2 V ZE ZE - ZE - ZE & HE HE ZE & HE ZE & HE
コア Vcc 2.5 - 3.3 V HC HC HC HC HC HC HC HC HC
Temp C あり あり あり あり あり あり あり あり あり
Temp I あり あり あり あり あり あり あり あり あり
0.4 mm 空間 I/O カウント
  XO2-256 XO2-640 XO2-640U XO2-1200 XO2-1200U XO2-2000 XO2-2000U XO2-4000 XO2-7000
25-ball WLCSP (2.5 x 2.5 mm) 18
49-ball WLCSP (3.2 x 3.2 mm) 38
64-ball ucBGA (4 x 4 mm) 44
0.5 mm 空間 I/O Count
  XO2-256 XO2-640 XO2-640U XO2-1200 XO2-1200U XO2-2000 XO2-2000U XO2-4000 XO2-7000
32-pin QFN (5 x 5 mm) 21 21
48-pin QFN (7 x 7 mm) 40 40
84-pin QFN (7 x 7 mm) 683
132-ball csBGA (8 x 8 mm) 55 79 104 104 104
184-ball csBGA (8 x 8 mm)2 150
100-pin TQFP (14 x 14 mm) 55 78 79 79
144-pin TQFP (20 x 20 mm) 107 107 111 114 114
0.8 mm 空間 I/O カウント
  XO2-256 XO2-640 XO2-640U XO2-1200 XO2-1200U XO2-2000 XO2-2000U XO2-4000 XO2-7000
256-ball caBGA (14 x 14 mm) 206 206 206
332-ball caBGA (17 x 17 mm) 274 278
1.0 mm 空間 I/O カウント
  XO2-256 XO2-640 XO2-640U XO2-1200 XO2-1200U XO2-2000 XO2-2000U XO2-4000 XO2-7000
256-ball ftBGA (17 x 17 mm) 206 206 206 206
484-ball fpBGA (23 x 23 mm) 278 278 334

1. デュアルブートは外部ブートフラッシュで対応

2. HEオプションのみで利用可能

3. HCおよびZEオプションのみで利用可能

ソリューション


Interface_expansionExpand Image

マイクロプロセッサのインターフェース拡張

  • 低価格のマイクロコントローラをGPIOに追加してコスト削減
  • システム制御コントローラへのSPI および I2Cインターフェースを追加
  • 迅速に実装できる高性能DDR SRAMやフラッシュメモリ・インターフェイス
  • 高性能なDDR SRAMおよびフラッシュメモリインターフェースを迅速に追加
  • システムステータスレジスタのPLD実装によってシステム管理を簡素化
Timing_offloadExpand Image

リアルタイム機能の性能を向上するタイミングオフロード

  • インスタントオン・ロジックによるシステム起動時の精密な制御信号
  • 照明やモータ制御など用途に高精度のアナログ信号を生成するPWM機能
  • 実世界のイベントが確実に捕捉されるためのセンサバッファとスマート割り込み
  • ソフトウェア実装時の性能の限界を拡げるハードウェアUART
HW_accelerationExpand Image

ハードウェアアクセラレーションによるシステム性能の向上

  • ロジックベースの信号フィルタでプロセッサの仕事量を軽減
  • 最小限のプロセッサのオーバーヘッドで画像の回転、スケーリング、合成が可能
IO_expansionExpand Image

柔軟なインターフェースブリッジを用いて設計に理想的なコンポーネントを選択

  • 低価格マイコンとRGBや7:1 LVDSインターフェイスを持つ一般的なディスプレイ間をブリッジ
  • HiSPi / LVDS / パラレルRGBなどのインターフェイスを持つ画像センサと画処理デバイス間のブリッジによる、性能とコストの最適化
  • 電圧レベル変換やSPI / I2C / SDIO / PCI / LPCの各種インターフェイスとのブリッジ機能による、デバイス選択の柔軟性を最大化

デザインリソース

IP＆リファレンスデザイン

プレテスト、再利用可能な機能を利用して設計の労力を軽減

ソフトウェア

使いやすい設計フローの完全版

開発キット＆ボード

当社の開発キットとボードで設計プロセスの合理化

プログラミング　ハードウェア

当社のプログラミングハードウェアでインシステム・プログラミング、インサーキット再構成の負担を軽減

ドキュメント

購読もしくは購読の変更をするには、ドキュメント通知でアカウントにログインしてください

Quick Reference
Technical Resources
Information Resources
Downloads
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Triple-Speed Ethernet MAC Driver API Reference
FPGA-TN-02341 1.1 7/29/2024 PDF 398.2 KB
Implementing High-Speed Interfaces with MachXO2 Devices
FPGA-TN-02153 1.9 6/29/2021 PDF 2.4 MB
MIPI D-PHY Bandwidth Matrix and Implementation
FPGA-TN-02090 1.3 5/23/2024 PDF 947.5 KB
MachXO2 Hardware Checklist
FPGA-TN-02154 2.0 4/18/2024 PDF 623.1 KB
Memory Usage Guide for MachXO2 Devices
FPGA-TN-02159 1.4 7/24/2020 PDF 4.7 MB
MachXO2 SED User Guide
FPGA-TN-02156 2.2 10/21/2024 PDF 372.3 KB
MachXO2 Programming and Configuration User Guide
FPGA-TN-02155 4.8 2/20/2025 PDF 1.3 MB
MachXO2 sysCLOCK PLL Design and Usage Guide
FPGA-TN-02157 3.0 4/9/2022 PDF 1.4 MB
MachXO2 sysIO Usage Guide
FPGA-TN-02158 2.3 12/31/2022 PDF 793.7 KB
PCB Layout Recommendations for BGA Packages
FPGA-TN-02024 5.6 12/10/2024 PDF 6.2 MB
Power Decoupling and Bypass Filtering for Programmable Devices
FPGA-TN-02115 1.1 1/26/2022 PDF 708.9 KB
Power Estimation and Management for MachXO2 Devices
FPGA-TN-02161 1.7 5/19/2024 PDF 451.1 KB
PCB Layout Recommendations for Leaded Packages
FPGA-TN-02160 1.5 7/30/2021 PDF 561.6 KB
I3C Target Driver API Reference
FPGA-TN-02338 1.0 12/21/2023 PDF 769.7 KB
I3C Controller Driver API Reference
FPGA-TN-02342 1.0 12/21/2023 PDF 894.8 KB
Using TraceID
FPGA-TN-02084 2.7 12/10/2024 PDF 408 KB
Using User Flash Memory and Hardened Control Functions in MachXO2 Devices
FPGA-TN-02162 4.8 4/30/2022 PDF 2.5 MB
Wafer-Level Chip-Scale Package Guide
FPGA-TN-02312 1.1 6/23/2022 PDF 236.5 KB
Using User Flash Memory and Hardened Control Functions in MachXO2 Devices Reference Guide
FPGA-TN-02163 2.8 2/23/2023 PDF 2.9 MB
Designing for Migration from MachXO2-1200-R1 to Standard (Non-R1) Devices
FPGA-AN-02012 1.3 1/22/2021 PDF 686.9 KB
Adding Scalable Power and Thermal Management to MachXO2 and MachXO3 Using L-ASC10
FPGA-AN-02011 1.2 10/11/2019 PDF 2.1 MB
MachXO2 Family Data Sheet Supplement for LVCMOS10 Inputs and BIDIs
FPGA-DS-02062 1.3 7/11/2021 PDF 255.9 KB
Package Diagrams
FPGA-DS-02053 8.4 12/11/2024 PDF 9 MB
MachXO2-1200 Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above. 		FPGA-SC-02009 1.44 11/16/2020 CSV 8.4 KB
MachXO2 48-Pin QFN Package Migration File
1.4 7/1/2016 CSV 3.3 KB
MachXO2 484-Pin fpBGA Package Migration File
1.3 3/23/2012 CSV 39.8 KB
MachXO2 332-Pin caBGA Package Migration File
1.3 3/23/2012 CSV 20.4 KB
MachXO2 100-Pin TQFP Package Migration File
1.4 3/23/2012 CSV 12 KB
MachXO2-640 Pinout
Note: a pinout file can be exported from Diamond version 1.4 or above. 		1.3 8/4/2016 CSV 6.1 KB
MachXO2-640U Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above. 		1.1 3/23/2012 CSV 6 KB
MachXO2-1200U Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above 		1.1 3/23/2012 CSV 13.1 KB
MachXO2-2000 Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above. 		1.2 2/14/2014 CSV 18.3 KB
MachXO2 132-Pin csBGA Package Migration File
1.4 3/23/2012 CSV 19.4 KB
MachXO2-7000 Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above. 		1.1 3/23/2012 CSV 30.4 KB
MachXO2 144-Pin TQFP Package Migration File
1.3 3/23/2012 CSV 22.3 KB
MachXO2 256-Pin caBGA Package Migration File
1.3 3/23/2012 CSV 23.9 KB
MachXO2 256-Pin ftBGA Package Migration File
1.3 3/23/2012 CSV 31.3 KB
MachXO2-256 Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above. 		1.3 8/4/2016 CSV 6.5 KB
MachXO2-4000 Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above. 		1.46 11/16/2021 CSV 37.8 KB
MachXO2 32-Pin QFN Package Migration File
1.41 4/8/2015 CSV 2.2 KB
MachXO2-2000U Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above. 		1.1 3/23/2012 CSV 30.5 KB
Thermal Management
FPGA-TN-02044 5.5 3/6/2025 PDF 771.6 KB
Minimizing System Interruption During Configuration Using TransFR Technology
FPGA-TN-02198 4.5 3/6/2025 PDF 1.6 MB
MachXO2 Family Data Sheet
FPGA-DS-1035J 2.5 6/1/2014 PDF 1.9 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
MachXO2 Family Data Sheet Supplement for LVCMOS10 Inputs and BIDIs
FPGA-DS-02062 1.3 7/11/2021 PDF 255.9 KB
MachXO2 Family Data Sheet
FPGA-DS-1035J 2.5 6/1/2014 PDF 1.9 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Migrating Designs from AMD CPLD/FPGA Devices to Lattice FPGA Devices
FPGA-AN-02081 1.1 8/27/2024 PDF 2.6 MB
Single Event Upset (SEU) Report for MachXO2, MachXO3, and MachXO3D
FPGA-TN-02146 1.2 11/30/2023 PDF 261 KB
Triple-Speed Ethernet MAC Driver API Reference
FPGA-TN-02341 1.1 7/29/2024 PDF 398.2 KB
Implementing High-Speed Interfaces with MachXO2 Devices (Japanese)
TN1203J 1.7 1/1/2014 PDF 2.9 MB
Implementing High-Speed Interfaces with MachXO2 Devices
FPGA-TN-02153 1.9 6/29/2021 PDF 2.4 MB
MIPI D-PHY Bandwidth Matrix and Implementation
FPGA-TN-02090 1.3 5/23/2024 PDF 947.5 KB
MachXO2 sysCLOCK PLL Design and Usage Guide (Japanese Language Version)
TN1199J 2.5 6/1/2014 PDF 2.1 MB
MachXO2 Hardware Checklist
FPGA-TN-02154 2.0 4/18/2024 PDF 623.1 KB
Memory Usage Guide for MachXO2 Devices
FPGA-TN-02159 1.4 7/24/2020 PDF 4.7 MB
MachXO2 SED Usage Guide (Japanese Language Version)
TN1206J 1.9 12/1/2013 PDF 349.1 KB
MachXO2 Programming and Configuration Usage Guide (Japanese Language Version)
TN1204J 3.6 4/1/2015 PDF 2.9 MB
MachXO2 SED User Guide
FPGA-TN-02156 2.2 10/21/2024 PDF 372.3 KB
MachXO2 Programming and Configuration User Guide
FPGA-TN-02155 4.8 2/20/2025 PDF 1.3 MB
Memory Usage Guide for MachXO2 Devices (Japanese Language Version)
TN1201J 1.3 7/1/2013 PDF 2.2 MB
MachXO2 sysIO Usage Guide (Japanese Language Version)
TN1202J 2.0 5/1/2015 PDF 1.4 MB
MachXO2 sysCLOCK PLL Design and Usage Guide
FPGA-TN-02157 3.0 4/9/2022 PDF 1.4 MB
Power Estimation and Management for MachXO2 Devices (Japanese Language Version)
TN1198J 1.3 12/26/2012 PDF 548.6 KB
Solder Reflow Guide for Surface Mount Devices
FPGA-TN-02041 5.0 12/10/2024 PDF 568.4 KB
MachXO2 sysIO Usage Guide
FPGA-TN-02158 2.3 12/31/2022 PDF 793.7 KB
PCB Layout Recommendations for BGA Packages
FPGA-TN-02024 5.6 12/10/2024 PDF 6.2 MB
Power Decoupling and Bypass Filtering for Programmable Devices
FPGA-TN-02115 1.1 1/26/2022 PDF 708.9 KB
Power Estimation and Management for MachXO2 Devices
FPGA-TN-02161 1.7 5/19/2024 PDF 451.1 KB
PCB Layout Recommendations for Leaded Packages
FPGA-TN-02160 1.5 7/30/2021 PDF 561.6 KB
I3C Target Driver API Reference
FPGA-TN-02338 1.0 12/21/2023 PDF 769.7 KB
I3C Controller Driver API Reference
FPGA-TN-02342 1.0 12/21/2023 PDF 894.8 KB
Using TraceID
FPGA-TN-02084 2.7 12/10/2024 PDF 408 KB
Using User Flash Memory and Hardened Control Functions in MachXO2 Devices (Japanese Language Version)
TN1205J 4.4 9/1/2014 PDF 1.3 MB
Using User Flash Memory and Hardened Control Functions in MachXO2 Devices
FPGA-TN-02162 4.8 4/30/2022 PDF 2.5 MB
Using User Flash Memory and Hardened Control Functions in MachXO2 Devices Reference Guide (Japanese Language Version)
TN1246J 2.1 2/1/2015 PDF 3.1 MB
Wafer-Level Chip-Scale Package Guide
FPGA-TN-02312 1.1 6/23/2022 PDF 236.5 KB
Using User Flash Memory and Hardened Control Functions in MachXO2 Devices Reference Guide
FPGA-TN-02163 2.8 2/23/2023 PDF 2.9 MB
Designing for Migration from MachXO2-1200-R1 to Standard (Non-R1) Devices
FPGA-AN-02012 1.3 1/22/2021 PDF 686.9 KB
Adding Scalable Power and Thermal Management to MachXO2 and MachXO3 Using L-ASC10
FPGA-AN-02011 1.2 10/11/2019 PDF 2.1 MB
Thermal Management
FPGA-TN-02044 5.5 3/6/2025 PDF 771.6 KB
Minimizing System Interruption During Configuration Using TransFR Technology
FPGA-TN-02198 4.5 3/6/2025 PDF 1.6 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Package Diagrams
FPGA-DS-02053 8.4 12/11/2024 PDF 9 MB
MachXO2-4000-FTBGA256-DD
1.0 3/19/2024 CSV 12.8 KB
MachXO2-4000-144pinTQFP-DD
1.0 1/10/2024 CSV 12.3 KB
MachXO2-2000-FTBGA256-DD
1.0 1/10/2024 CSV 10.1 KB
MachXO2-2000-CSBGA132-DD
1.0 1/10/2024 CSV 9.7 KB
MachXO2-2000-144pinTQFP-DD
1.0 1/10/2024 CSV 9.6 KB
MachXO2-2000-CABGA256-DD
1.0 1/10/2024 CSV 10.1 KB
MachXO2-2000-100pinTQFP-DD
1.0 1/10/2024 CSV 9.8 KB
MachXO2-1200-CSBGA132-DD
1.0 1/10/2024 CSV 4.5 KB
MachXO2-1200-144pinTQFP-DD
1.0 1/10/2024 CSV 4.6 KB
MachXO2-1200-100pinTQFP-DD
1.0 1/10/2024 CSV 4.5 KB
MachXO2-640-100pinTQFP-DD
1.0 1/10/2024 CSV 3.5 KB
MachXO2-256-100pinTQFP-DD
1.0 1/10/2024 CSV 3.1 KB
MachXO2-4000-CSBGA132-DD
1.0 1/10/2024 CSV 12.4 KB
MachXO2-1200 Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above. 		FPGA-SC-02009 1.44 11/16/2020 CSV 8.4 KB
MachXO2 48-Pin QFN Package Migration File
1.4 7/1/2016 CSV 3.3 KB
MachXO2 484-Pin fpBGA Package Migration File
1.3 3/23/2012 CSV 39.8 KB
MachXO2 332-Pin caBGA Package Migration File
1.3 3/23/2012 CSV 20.4 KB
MachXO2 100-Pin TQFP Package Migration File
1.4 3/23/2012 CSV 12 KB
MachXO2-640 Pinout
Note: a pinout file can be exported from Diamond version 1.4 or above. 		1.3 8/4/2016 CSV 6.1 KB
MachXO2-640U Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above. 		1.1 3/23/2012 CSV 6 KB
MachXO2-1200U Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above 		1.1 3/23/2012 CSV 13.1 KB
MachXO2-2000 Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above. 		1.2 2/14/2014 CSV 18.3 KB
MachXO2 132-Pin csBGA Package Migration File
1.4 3/23/2012 CSV 19.4 KB
MachXO2-7000 Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above. 		1.1 3/23/2012 CSV 30.4 KB
MachXO2 144-Pin TQFP Package Migration File
1.3 3/23/2012 CSV 22.3 KB
MachXO2 256-Pin caBGA Package Migration File
1.3 3/23/2012 CSV 23.9 KB
MachXO2 256-Pin ftBGA Package Migration File
1.3 3/23/2012 CSV 31.3 KB
MachXO2-256 Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above. 		1.3 8/4/2016 CSV 6.5 KB
MachXO2-4000 Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above. 		1.46 11/16/2021 CSV 37.8 KB
MachXO2 32-Pin QFN Package Migration File
1.41 4/8/2015 CSV 2.2 KB
MachXO2-2000U Pinout
Note: a pinout file can be exported from Diamond version 1.3 or above. 		1.1 3/23/2012 CSV 30.5 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
DDR2 SDRAM IP Core User's Guide
IPUG105 01.0 9/10/2012 PDF 3.5 MB
Display Interface Multiplexer User's Guide
ipug95 1.0 11/8/2010 PDF 983.2 KB
DDR & DDR2 SDRAM Controller- Pipelined (MachXO2) IP Core User's Guide
ipug93 1.2 3/20/2015 PDF 3.5 MB
MachXO2 Programming Via WISHBONE Interface User's Guide
UG57 1.0 5/1/2012 PDF 1.3 MB
MachXO2 Low Power Control Demo User's Guide
UG58 1.0 5/1/2012 PDF 1.2 MB
MachXO2 and MachXO3 Starter Kit Evaluation Board User Guide
FPGA-EB-02036 1.4 1/31/2022 PDF 1.8 MB
MachXO2 Master SPI/I2C Demo Using C User's Guide
UG54 1.1 3/1/2015 PDF 2.7 MB
MachXO2 Hardened SPI Master/Slave Demo
UG56 01.1 5/24/2012 PDF 682.1 KB
PCI IP Core User's Guide
PCI Core User Guide for LatticeSC, LatticeECP3, LatticeECP2/M, LatticeECP/EC, LatticeXP, Mach XO, and MachXO2 		IPUG18 9.2 11/8/2010 PDF 4.6 MB
MachXO2 Hardened I2C Master/Slave Demo User's Guide
UG55 1.0 5/1/2012 PDF 1.4 MB
LPDDR3 SDRAM Controller IP Core User's Guide
IPUG110 1.0 9/23/2014 PDF 3 MB
LPDDR SDRAM Controller IP Core User's Guide
IPUG92 1.3 2/1/2014 PDF 2.6 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
WISHBONE UART - Source Code
RD1042 1.6 12/1/2014 ZIP 58.5 MB
SPI to WISHBONE Configuration Interface Bridge - Source Code
FPGA-RD-02191 1.0 5/16/2020 ZIP 1.3 MB
SPI to WISHBONE Configuration Interface Bridge - Documentation
FPGA-RD-02191 1.0 5/16/2020 PDF 1.6 MB
PWM Fan Controller - Source Code
RD1060 1.7 1/16/2015 ZIP 2.9 MB
Parallel to MIPI DSI TX Bridge - Documentation
FPGA-RD-02133 1.6 1/31/2021 PDF 1.2 MB
RAM-Type Interface for Embedded User Flash Memory – Source Code
FPGA-RD-02098 1.6 9/26/2021 ZIP 1.5 MB
NOR Flash Memory Controller with WISHBONE Interface - Documentation
FPGA-RD-02096 1.2 1/22/2021 PDF 1.6 MB
Power Management Bus Reference Design Documentation
FPGA-RD-02097 1.2 1/22/2021 PDF 1.1 MB
Read and Write Usercode - Source Code
RD1041 1.3 3/1/2014 ZIP 618.2 KB
NAND Flash Controller Design - Documentation
FPGA-RD-02095 1.3 1/22/2021 PDF 1.6 MB
Parallel to MIPI CSI-2 TX Bridge - Documentation
FPGA-RD-02132 1.6 8/19/2021 PDF 1.1 MB
Power Management Bus Reference Design - Source Code
RD1100 1.1 12/23/2011 ZIP 378.3 KB
NAND Flash Controller - Source Code
RD1055 1.4 11/8/2014 ZIP 912.7 KB
NOR Flash Memory Controller with WISHBONE Interface - Source Code
RD1087 1.1 11/8/2010 ZIP 198.1 KB
Read and Write Usercode - Documentation
RD1041 1.4 9/17/2014 PDF 831.5 KB
PWM Fan Controller
RD1060 1.6 9/10/2014 PDF 481.5 KB
I2S Controller with WISHBONE Interface Reference Design - Source Code
RD1101 1.1 3/1/2014 ZIP 1.6 MB
Fast Page Mode SDRAM Controller - Documentation
FPGA-RD-02090 2.4 1/22/2021 PDF 887.1 KB
Fast Page Mode SDRAM Controller - Source Code
RD1014 2.3 11/8/2010 ZIP 110.4 KB
I2C Slave Peripheral using Embedded Function Block - Documentation
FPGA-RD-02073 1.5 11/8/2021 PDF 1.1 MB
I2C Slave Peripheral using Embedded Function Block - Source Code
FPGA-RD-02073 1.5 11/8/2021 ZIP 1015.5 KB
I2C Master with WISHBONE Bus Interface - Source Code
RD1046 1.8 2/1/2016 ZIP 1.4 MB
I2C Controller for Serial EEPROMs - Documentation
RD1006 2.6 3/5/2014 PDF 767.9 KB
I2C (Inter-Integrated Circuit) Master Controller - Source Code
RD1005 5.9 1/10/2015 ZIP 809.7 KB
I2C Controller for Serial EEPROMs - Source Code
RD1006 2.7 1/12/2015 ZIP 613.5 KB
I2C Master with WISHBONE Bus Interface - Documentation
RD1046 1.6 1/15/2015 PDF 1.4 MB
I2C (Inter-Integrated Circuit) Master Controller - Documentation
RD1005 5.8 3/6/2014 PDF 987.4 KB
I2S Controller with WISHBONE Interface Reference Design Documentation
RD1101 1.1 3/1/2014 PDF 2.4 MB
Parallel to MIPI DSI TX Bridge - Source Code
RD1184 1.5 1/1/2015 ZIP 2.6 MB
Advanced SDR SDRAM Controller - Design Documentation
FPGA-RD-02087 4.9 1/22/2021 PDF 1.1 MB
CompactFlash Controller - Documentation
FPGA-RD-02088 1.4 1/22/2021 PDF 1.7 MB
Advanced SDR SDRAM Controller - Source Code
RD1010 4.8 9/12/2014 ZIP 495.7 KB
Control Link Serial Interface - Documentation
FPGA-RD-02089 1.5 1/22/2021 PDF 810.2 KB
CompactFlash Controller - Source Code
RD1040 1.4 11/8/2010 ZIP 1.5 MB
Control Link Serial Interface - Source Code
RD1051 1.4 11/8/2010 ZIP 240.7 KB
Parallel to MIPI CSI-2 TX Bridge - Source Code
RD1183 1.5 1/1/2015 ZIP 1.2 MB
Simple Sigma-Delta ADC, Documentation
FPGA-RD-02047 1.6 1/30/2020 PDF 971 KB
WISHBONE UART - Documentation
FPGA-RD-02137 1.7 2/5/2021 PDF 1.1 MB
SPI Slave Peripheral Using the Embedded Function Block
RD1125 1.3 1/1/2015 PDF 1.2 MB
SPI Flash Controller with Wear Leveling
FPGA-RD-02101 1.1 1/29/2021 PDF 1 MB
SPI WISHBONE Controller - Documentation
RD1044 1.7 3/1/2014 PDF 960 KB
SMBus Controller Reference Design - Documentation
FPGA-RD-02100 1.1 1/22/2021 PDF 1.3 MB
SMBus Controller Reference Design Source Code
RD1098 1.0 11/8/2010 ZIP 2.2 MB
SPI Flash Controller with Wear Leveling - Source code
RD1102 1.0 11/8/2010 ZIP 952.2 KB
SD Flash Controller Using SD Bus - Documentation
RD1088 1.4 3/12/2014 PDF 1.4 MB
Simple Sigma-Delta ADC - Source Code
1.5 9/26/2018 ZIP 1.5 MB
WISHBONE-Compatible LCD Controller - Documentation
FPGA-RD-02102 1.3 1/29/2021 PDF 918.3 KB
WISHBONE-Compatible LCD Controller - Source Code
RD1053 1.2 11/8/2010 ZIP 140.9 KB
Single-Wire Controller for Digital Temp. Sensors Reference Design - Documentation
FPGA-RD-02099 1.1 1/22/2021 PDF 1.1 MB
SPI Slave Peripheral Using the Embedded Function Block Reference Design
RD1125 1.3 1/1/2015 ZIP 730.6 KB
SPI WISHBONE Controller - Source Code
RD1044 1.8 1/12/2015 ZIP 477.7 KB
Single-Wire Controller for Digital Temp Sensors Reference Design - Source Code
RD1099 1.0 11/8/2010 ZIP 513.1 KB
SD Flash Controller Using SD Bus - Source Code
RD1088 1.4 3/12/2014 ZIP 5 MB
MIPI CSI2-to-CMOS Parallel Sensor Bridge - Documentation
FPGA-RD-02131 1.6 1/31/2021 PDF 1.4 MB
LatticeMico8 v3.15 Core Verilog Source Code
RD1026 3.15 10/8/2010 ZIP 944.6 KB
MIPI CSI-2-to-CMOS Parallel Sensor Bridge
RD1146 1.4 12/28/2016 ZIP 4.3 MB
LED/OLED Driver - Source code
RD1103 1.1 3/1/2014 ZIP 1.4 MB
MachXO2, MachXO3 and ECP5 7:1 LVDS Video Interface - Source code
RD1093 1.4 9/17/2015 ZIP 1.9 MB
MachXO2 Soft I2C Slave with Clock Stretching - Documentation
FPGA-RD-02092 1.2 1/22/2021 PDF 1.1 MB
MachXO2, MachXO3 and ECP5 7:1 LVDS Video Interface - Documentation
FPGA-RD-02093 1.5 1/22/2021 PDF 1.2 MB
LED/OLED Driver - Documentation
RD1103 1.1 3/1/2014 PDF 989.6 KB
Memory Stick PRO Host Interface
FPGA-RD-02094 1.1 1/22/2021 PDF 1.2 MB
MachXO2 I2C Embedded Programming Access Firmware
RD1129 1.1 1/18/2015 ZIP 3.1 MB
MachXO2 Soft I2C Slave With Clock Stretching - Source Code
RD1186 1.2 11/28/2014 ZIP 1.2 MB
I2C to WISHBONE Configuration Interface Bridge - Documentation
FPGA-RD-02190 1.0 5/16/2020 PDF 1.5 MB
I2C to WISHBONE Configuration Interface Bridge - Source Code
FPGA-RD-02190 1.0 5/16/2020 ZIP 1.3 MB
MachXO2 I2C Embedded Programming Access Firmware User's Guide
FPGA-RD-02091 1.2 1/22/2021 PDF 1.8 MB
RAM-Type Interface for Embedded User Flash Memory Reference Design – Documentation
FPGA-RD-02098 1.6 9/26/2021 PDF 1.7 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
I2C Read-back Failure Mode on Specific Use Scenario in MachXO2 and MachXO3 Products and Work-Around Solutions Product Bulletin
PB1412 1.1 3/4/2015 PDF 179.4 KB
MachXO2/MachXO3/LPTM21 WISHBONE Flash Corruption Avoidance
PB1381 1.1 1/3/2017 PDF 88.9 KB
Work-around Solution for Platform Manager 2, MachXO2, and MachXO3 in SPI Programming Failure Modes
PB231101 1.0 1/11/2024 PDF 372.2 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
PCN03A-13 Device Characterization Report
PCN03A-13 6/28/2013 PDF 981.3 KB
PCN10A13_AffectedPartNumbers
PCN10A-13 1 9/26/2013 XLSX 33 KB
PCN 10A-13 Notification of Changes to the MachXO2 Family Data Sheet
Data Sheet 		PCN10A-13 1.0 9/30/2013 PDF 119.9 KB
PCN 03B13 Alternate Qualified Assembly Test Site Alternate Qualified Material Sets ASE Taiwan
Assembly Site, Material Set 		PCN03B 1.0 11/14/2014 PDF 229.6 KB
PCN03A-13 FAQs
PCN03A-13 6/28/2013 PDF 458.3 KB
PCN03B-13 Affected Part Number and Material Sets
PCN03B-13 6/28/2013 XLSX 69 KB
PCN08A13_AffectedDevices
Other 		PCN08A-13 1 9/26/2013 XLSX 78.2 KB
PCN03A-13 Alternate Qualified Assembly and Material Sets for Select Devices
PCN03A-13 6/28/2013 PDF 202.5 KB
PCN 07B-16 ATT AQMS-Assembly-Test XO2-1200 WLCSP
6/13/2016 PDF 435.6 KB
PCN 03A-16 MachXO2/XO3 Datasheet Change
Data Sheet 		1.1 3/22/2016 PDF 367.7 KB
Power Calculator Update for All XO2 and Derivative (XO2/XO3L/XO3LF/XO3D/PlatformManager2) Devices
PCN02A-20 1.1 1/14/2021 PDF 28.6 KB
PCN09A-19 BOM comparison final
2.0 1/8/2020 XLSX 24.8 KB
PCN09A-19 Consolidation Qual External Changes
1/9/2020 PDF 326.2 KB
Standard OPNs for ASEK PCN09A-19
2.0 1/8/2020 XLSX 24.4 KB
PCN09A-19 ASEK Second Source Qualification for Selected Products
1/9/2020 PDF 359 KB
PCN 09A-12 Affected Devices
Assembly Site 		PCN09A-12 1.0 5/14/2012 XLSX 121 KB
PCN 09A-12 Alternate Qualified Material Set, Assembly Site for Select Lattice Families
PCN09A-12 1.0 5/14/2012 PDF 160.2 KB
PCN07A-12 Notification of Intent to Utilize an Alternate Qualified Mask Set for the Lattice MachXO2 256ZE Devices
Mask Set 		PCN07A-12 1.0 3/19/2012 PDF 106.6 KB
PCN 09A-12 Material Set Changes
Assembly Site 		PCN09A-12 1.0 5/14/2012 XLSX 121 KB
PCN06B-12 Notification of Changes to the MachXO2 Family Datasheet
Data Sheet 		PCN06B-12 1.0 4/16/2012 PDF 211.8 KB
PCN 09A-12 Frequently Asked Questions
PCN09A-12 1.0 5/11/2012 PDF 178.9 KB
PCN03A-14 Characterization Report
PCN03A-14 1.0 4/4/2014 PDF 919.5 KB
PCN06A-14 Affected Device List
PCN06A-14 1.0 10/3/2014 XLSX 45.1 KB
PCN06A-14 Material Set Table
PCN06A-14 1.0 10/3/2014 XLSX 13.7 KB
PCN06A-14 Characterization Report
PCN06A-14 1.0 10/3/2014 PDF 563.7 KB
PCN06B-14 Notification of Intent to Utilize an Alternate Qualified Assembly Site/Test Site and Alternate Qualified Material Sets for Select Lattice Products
PCN06B-14 1.0 11/21/2014 PDF 229.5 KB
PCN03A-14 FAQ
PCN03A-14 1.0 4/4/2014 PDF 452.5 KB
PCN03A-14 Material Set Table
PCN03A-14 1.0 4/4/2014 XLSX 26.9 KB
PCN03A-14 Affected Part Number List
PCN03A-14 1.0 4/4/2014 XLSX 60 KB
PCN03B-14 Notification of Intent to Utilize an Alternate Qualified Assembly Site/Test Site and/or Alternate Qualified Material Sets for Select Lattice Products
PCN03B-14 1.0 11/21/2014 PDF 229.9 KB
PCN06C-11 Withdrawal of PCN06B-11
Material Set 		PCN06C-11 1.0 8/1/2011 PDF 838.5 KB
PCN10A-11 Notification of Intent to Freeze ispLEVER After Version 8.2
Conversion 		PCN10A-11 1.0 7/25/2011 PDF 52.7 KB
PCN09A-11 Notification of Intent to Transition from the MachXO2-1200 R1 to the Standard MachXO2-1200 Ordering Part Number
Conversion, Discontinuance 		PCN09A-11 1.0 7/18/2011 PDF 56.2 KB
ACN03D-11 Withdrawal of ACN03C-11
Material Set 		ANC03D-11 1 4/1/2011 PDF 796.6 KB
PCN07C-11 Withdrawal of PCN07B-11
Material Set 		PCN07C-11 1.0 8/1/2011 PDF 917.9 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Lattice OrCAD Capture Schematic Library (OLB)
This file contains an OrCAD Capture Schematic Library (OLB file type) for all Lattice products. This .zip file also includes a .xls worksheet with a list of the contents of the OLB. These symbols can be used to help with OrCAD schematic designs. 		FPGA-SC-02005 8.4 12/10/2024 ZIP 2.7 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Ultra Low Density FPGAs Brochure (Japanese)
I0229J 1.0 1/1/0001 PDF 2.2 MB
MachXO2 WLCSP Packaging News Brief
NB105 9/26/2011 PDF 517.1 KB
MachXO2 Product Brief
I0221 2.0 10/30/2024 PDF 1.5 MB
MIPI Display Serial Interface Solution Product Flyer
I0241 2.0 10/22/2013 PDF 1.8 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
32 QFNS Pb-Free Device Material Content
Includes all 3 versions 		D 4/19/2016 PDF 43.4 KB
TN144_LA
Rev C 4/25/2018 PDF 22.1 KB
TN_TG_TQ144 Cu_wire all
Rev E1 12/21/2021 PDF 107.1 KB
QN84
Rev F 7/29/2019 PDF 31.3 KB
BG256_XO3
Rev. O1 6/9/2022 PDF 75.3 KB
SN_SG32
Rev I 5/1/2024 PDF 145.6 KB
BG332
Rev G1 6/9/2022 PDF 155.2 KB
SWG_UWG25
Rev B 4/19/2018 PDF 40.6 KB
UWG49_XO2_XO3
Rev F1 6/25/2020 PDF 27.8 KB
TN_TG100 Cu_wire all
Rev D2 12/21/2021 PDF 25.4 KB
FG484_MachXO2
Rev K1 6/8/2022 PDF 28.3 KB
BG256_XO2
Rev O1 6/9/2022 PDF 75.3 KB
SN_SG48
Rev C1 9/20/2019 PDF 52.9 KB
MG184_XO2
Rev G1 6/21/2022 PDF 151.9 KB
FTG256_v3_XO2
Rev Q1 6/9/2022 PDF 151.9 KB
UMG64_XO2
Rev R1 6/21/2022 PDF 148.2 KB
MG132
Rev P1 6/21/2022 PDF 153.7 KB
MachXO2 Product Family Qualification Summary
Rev M 8/10/2020 PDF 1013 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Upscale Your Product and Rebuild Business Resiliency – Migrating to Lattice FPGAs
WP0038 1.0 5/15/2024 PDF 2.2 MB
Revolutionary Hardware Management Solutions
WP0003 4.0 5/9/2018 PDF 1.4 MB
New Approaches to Hardware Acceleration Using Ultra Low Density FPGAs
1.0 8/25/2013 PDF 397 KB
Reducing Cost and Power in Consumer Applications Using PLDs
1.0 11/8/2010 PDF 354.4 KB
Using Low Cost, Non-Volatile PLDs in System Applications
2.0 8/30/2013 PDF 435.3 KB
Reducing Cost and Power in Consumer Applications Using PLDs (Traditional Chinese Language)
1.0 3/28/2011 PDF 785.2 KB
Using Low Cost, Non-Volatile PLDs in System Applications (Chinese Language)
1.0 11/1/2010 PDF 246.2 KB
Solving Today's Interface Challenges With Ultra-Low-Density FPGA Bridging Solutions
1.0 8/8/2013 PDF 341.4 KB
Reducing Cost and Power in Consumer Applications Using PLDs (Chinese Language)
1.0 11/1/2010 PDF 496.4 KB
The Challenges of Automotive Vision Systems Design
4/1/2007 PDF 341.5 KB
Managing Image Data in Automotive Infotainment Applications Using Low Cost PLDs (Chinese Language)
1.0 8/1/2011 PDF 431.8 KB
Multi-time Programmable ULD FPGAs
1.0 12/1/2013 PDF 163.5 KB
Leveraging MIPI D-PHY-based Peripherals in Embedded Designs
1.0 5/1/2014 PDF 567.3 KB
Low Cost Board Layout Techniques for Designing with PLDs in BGA Packages (Chinese Language)
1.0 7/1/2010 PDF 488.5 KB
Low Cost Board Layout Techniques for Designing with PLDs in BGA Packages
1.0 7/1/2010 PDF 443.6 KB
Implementing Video Display Interfaces Using MachXO2 PLDs (Chinese Language)
1.0 11/1/2010 PDF 503.7 KB
ImprovingNoiseImmunityforSerialInterface
1.0 8/5/2014 PDF 299 KB
Managing Image Data in Automotive Infotainment Applications Using Low Cost PLDs
1.0 8/4/2011 PDF 325.8 KB
Implementing Video Display Interfaces Using MachXO2 PLDs
1.0 11/8/2010 PDF 173.8 KB
Distributed PLD Solution for Reduced Server Cost and Increases Flexibility
WP009 1.0 8/1/2017 PDF 708.1 KB
Creating An ADC Using FPGA Resources
1.0 3/1/2010 PDF 272.2 KB
Expanding Microprocessor Connectivity Using Low-cost FPGAs
1.0 8/28/2013 PDF 474.4 KB
Dual Sensor Design Solution - White Paper (Chinese Language Version)
1.0 5/31/2012 PDF 236.6 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
[BSDL] LCMXO2-4000ZE WLCSP 81
FPGA-MD-02014 1.04 12/2/2020 BSM 34 KB
[BSDL] LCMXO2-1200ZE WLCSP 36
FPGA-MD-02013 1.04 12/2/2020 BSM 18.9 KB
[BSDL] LCMXO2-640UHC TQFP 144
1.03 12/1/2012 BSM 26.6 KB
[BSDL] LCMXO2-4000ZE/HE csBGA 132
1.03 12/1/2012 BSM 38.1 KB
[BSDL] LCMXO2-640ZE/HE csBGA 132
1.03 12/1/2012 BSM 22.5 KB
[BSDL] LCMXO2-7000HC ftBGA 256
1.03 12/1/2012 BSM 51.2 KB
[BSDL] LCMXO2-1200HC TQFP 100
1.03 12/1/2012 BSM 23.7 KB
[BSDL] LCMXO2-640ZE QFN 48
1.04 5/19/2016 BSM 17.8 KB
[BSDL] LCMXO2-4000ZE QFN 84
1.04 3/14/2016 BSM 34.3 KB
[BSDL] LCMXO2-1200HC csBGA 132
1.03 12/1/2012 BSM 26.1 KB
[BSDL] LCMXO2-7000ZE/HE caBGA 256
1.03 12/1/2012 BSM 51.2 KB
[BSDL] LCMXO2-256HC csBGA 132
1.03 12/1/2012 BSM 19.5 KB
[BSDL] LCMXO2-7000ZE/HE fpBGA 484
1.03 12/1/2012 BSM 64.8 KB
[BSDL] LCMXO2-256ZE QFN 32
1.03 12/1/2012 BSM 14.7 KB
[BSDL] LCMXO2-4000ZE/HE ftBGA 256
1.03 12/1/2012 BSM 47.4 KB
[BSDL] LCMXO2-1200ZE/HE csBGA 132
1.03 12/1/2012 BSM 26.1 KB
[BSDL] LCMXO2-1200ZE WLCSP 25
1.03 12/1/2012 BSM 17.7 KB
[BSDL] LCMXO2-2000ZE/HE ftBGA 256
1.03 12/1/2012 BSM 42.8 KB
[BSDL] LCMXO2-2000HC TQFP 144
1.03 12/1/2012 BSM 34.3 KB
[BSDL] LCMXO2-640HC csBGA 132
1.03 12/1/2012 BSM 22.5 KB
[BSDL] LCMXO2-7000HC caBGA 256
1.03 12/1/2012 BSM 51.2 KB
[BSDL] LCMXO2-1200ZE WLCSP 49
1.04 1/17/2014 BSM 27.2 KB
[BSDL] LCMXO2-256ZE/HE TQFP 100
1.03 12/1/2012 BSM 18.6 KB
[BSDL] LCMXO2-4000ZE/HE TQFP 144
1.03 12/1/2012 BSM 39 KB
[BSDL] LCMXO2-7000ZE/HE caBGA 332
1.03 12/1/2012 BSM 57.4 KB
[BSDL] LCMXO2-640HC QFN 48
1.04 5/19/2016 BSM 17.8 KB
[BSDL] LCMXO2-640ZE/HE TQFP 100
1.03 12/1/2012 BSM 21.6 KB
[BSDL] LCMXO2-2000HC caBGA 256
1.03 12/1/2012 BSM 42.8 KB
[BSDL] LCMXO2-4000HC ftBGA 256
1.03 12/1/2012 BSM 47.4 KB
[BSDL] LCMXO2-2000ZE/HE TQFP 100
1.03 12/1/2012 BSM 31.2 KB
[BSDL] LCMXO2-4000ZE/HE caBGA 332
1.03 12/1/2012 BSM 53.4 KB
[BSDL] LCMXO2-4000ZE/HE csBGA 184
1.03 12/1/2012 BSM 42.1 KB
[BSDL] LCMXO2-4000HC QFN 84
1.04 3/14/2016 BSM 34.3 KB
[BSDL] LCMXO2-4000HC caBGA 256
1.03 12/1/2012 BSM 47.4 KB
[BSDL] LCMXO2-256HC QFN 32
1.03 12/1/2012 BSM 14.7 KB
[BSDL] LCMXO2-256ZE QFN 48
1.04 5/19/2016 BSM 16.1 KB
[BSDL] LCMXO2-256ZE/HE csBGA 132
1.03 12/1/2012 BSM 19.5 KB
[BSDL] LCMXO2-7000HC TQFP 144
FPGA-MD-02033 1.04 4/10/2022 BSM 43.1 KB
[BSDL] LCMXO2-2000HC TQFP 100
1.03 12/1/2012 BSM 31.2 KB
[BSDL] LCMXO2-4000HC csBGA 132
1.03 12/1/2012 BSM 38.1 KB
[BSDL] LCMXO2-1200HC QFN 32
1.04 3/14/2016 BSM 18.3 KB
[BSDL] LCMXO2-256HC QFN 48
1.04 5/19/2016 BSM 16.1 KB
[BSDL] LCMXO2-2000ZE/HE csBGA 132
1.03 12/1/2012 BSM 33.6 KB
[BSDL] LCMXO2-7000HC fpBGA 484
1.03 12/1/2012 BSM 64.8 KB
[BSDL] LCMXO2-4000ZE/HE caBGA 256
1.03 12/1/2012 BSM 47.4 KB
[BSDL] LCMXO2-1200HC TQFP 144
1.03 12/1/2012 BSM 26.6 KB
[BSDL] LCMXO2-2000ZE/HE TQFP 144
1.03 12/1/2012 BSM 34.3 KB
[BSDL] LCMXO2-256ZE/HE ucBGA 64
1.03 12/1/2012 BSM 17 KB
[BSDL] LCMXO2-4000HC caBGA 332
1.03 12/1/2012 BSM 53.4 KB
[BSDL] LCMXO2-4000HC TQFP 144
1.03 12/1/2012 BSM 39 KB
[BSDL] LCMXO2-256HC TQFP 100
1.03 12/1/2012 BSM 18.6 KB
[BSDL] LCMXO2-2000UHC fpBGA 484
1.03 12/1/2012 BSM 57.8 KB
[BSDL] LCMXO2-7000HC caBGA 332
1.03 12/1/2012 BSM 57.4 KB
[BSDL] LCMXO2-2000HC csBGA 132
1.03 12/1/2012 BSM 33.6 KB
[BSDL] LCMXO2-256HC ucBGA 64
1.03 12/1/2012 BSM 17 KB
[BSDL] LCMXO2-2000ZE/HE caBGA 256
1.03 12/1/2012 BSM 42.8 KB
[BSDL] LCMXO2-640HC TQFP 100
1.03 12/1/2012 BSM 21.6 KB
[BSDL] LCMXO2-1200ZE/HE TQFP 144
1.03 12/1/2012 BSM 26.6 KB
[BSDL] LCMXO2-1200ZE QFN 32
1.04 3/14/2016 BSM 18.3 KB
[BSDL] LCMXO2-7000ZE/HE ftBGA 256
1.03 12/1/2012 BSM 51.2 KB
[BSDL] LCMXO2-4000ZE/HE fpBGA 484
1.03 12/1/2012 BSM 57.7 KB
[BSDL] LCMXO2-1200UHC ftBGA 256
1.03 12/1/2012 BSM 42.7 KB
[BSDL] LCMXO2-7000ZE/HE TQFP 144
1.03 12/1/2012 BSM 42.8 KB
[BSDL] LCMXO2-2000HC ftBGA 256
1.03 12/1/2012 BSM 42.8 KB
[BSDL] LCMXO2-1200ZE/HE TQFP 100
1.03 12/1/2012 BSM 23.7 KB
[BSDL] LCMXO2-4000HC fpBGA 484
1.03 12/1/2012 BSM 57.7 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
[IBIS] Lattice MachXO2
3.4 4/27/2016 ZIP 10 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
MachXO2 Hardened SPI Master/Slave Demo
Demonstrates the use of the hardened SPI core as both master and slave on two MachXO2 Pico Evaluation Boards. One board is configured as SPI master and the other as SPI slave. The Slave design utilizes RD1125 for the SPI slave peripheral interface 		1.1 5/24/2012 ZIP 423.1 KB
MachXO2 Hardened I2C Master/Slave Demo
Demonstrates the usage of the hardened 		2.0 5/1/2012 ZIP 914.3 KB
MachXO2 Programming Via WISHBONE Interface
Demonstrates the feasibility of self-reconfiguration: A user design operating in the programmable fabric altering and enabling the contents of Configuration Flash Memory via the EFB WISHBONE interface. 		1.0 5/1/2012 ZIP 702.4 KB
MachXO2 Hardened I2C/SPI Master Demo Using C
Uses a MachXO2 Pico Evaluation Board to read the temperature and display it on the LCD screen and also in a terminal window on a PC. The purpose of the demo is to demonstrate use of the MachXO2 Embedded Function Block (EFB) I2C & SPI Master controller 		1.0 5/1/2012 ZIP 4 MB
MN34041 Sensor NanoVesta Headboard Bitstream
© Helion GmbH, Germany, 2011-2013 		3/21/2012 BIT 2.5 MB
MachXO2 Low Power Control Demo
Demonstrates various power saving design and operation techniques available on the MachXO2. 		1.0 5/1/2012 ZIP 937.2 KB
BGA Breakout and Routing Example - BG332
ZIP file containing BGA break out rules for Machxo2-332caBGA 		TN1074 1.0 1/18/2012 ZIP 847 KB
BGA Breakout and Routing Example - MG132
ZIP File containing BGA Break Out rules for Mach XO2-132 csBGA 		TN1074 1.0 1/18/2012 ZIP 773.6 KB
BGA Breakout and Routing Example - BG256
ZIP file containing BGA Break out rules for Mach XO2-256 caBGA 		TN1074 1.0 1/18/2012 ZIP 851.1 KB
BGA Breakout and Routing Example - FG484
ZIP file containing BGA break out rules for MachXO2-484fpBGA 		TN1074 1.0 1/18/2012 ZIP 1.1 MB
BGA Breakout and Routing Example - FTG256
ZIP file containing BGA Break Out rules for Mach XO2-256 ftBGA 		TN1074 1.0 1/18/2012 ZIP 806 KB
BGA Breakout and Routing Example - UMG64
ZIP File containing PCB files, & Gerber files for Mach XO2 -64ucBGA 		TN1074 1.0 1/18/2012 ZIP 630.2 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

サポート

技術サポート

サポートが必要な方はこちらまで

ライセンス

ソフトウェア、IPライセンスが必要な方はこちらまで

品質と信頼性

疑問に関する参考資料

サービス

役立つその他サービス

会社情報

購入する

サポート

FOLLOW