



# **MachXO2 Programming and Configuration User Guide**

## **Technical Note**

FPGA-TN-02155-5.0

April 2026

## Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

# Contents

Contents .....	3
Acronyms in This Document .....	7
1. Introduction .....	8
2. MachXO2 Features .....	9
3. Definition of Terms .....	10
4. Configuration Details .....	11
5. Configuration Process and Flow .....	12
5.1. Power-up Sequence .....	13
5.2. Initialization .....	13
5.3. Configuration .....	14
5.4. Wake-up .....	14
5.5. User Mode .....	15
5.6. Clearing the Configuration Memory and Re-initialization .....	15
5.7. Memory Space Accessibility .....	15
5.8. On-chip Flash Programming .....	16
5.9. Bitstream/PROM Sizes .....	16
5.10. Feature Row .....	18
5.11. Key Features .....	19
5.12. Configuration Modes .....	19
5.13. sysCONFIG™ Ports .....	20
5.14. sysCONFIG Pins .....	20
5.14.1. Self-Download Port Pins .....	21
5.14.2. Master and Slave SPI Configuration Port Pins .....	24
5.14.3. I <sup>2</sup> C Configuration Port Pins .....	26
5.14.4. JTAG Configuration Port Pins .....	26
6. Configuration Modes .....	29
6.1. SDM Mode .....	29
6.2. Master SPI Configuration Mode (MSPI) .....	30
6.3. Dual Boot Configuration Mode .....	32
6.4. Slave SPI Mode (SSPI) .....	33
6.5. I <sup>2</sup> C Configuration Mode .....	35
6.6. WISHBONE Configuration Mode .....	36
6.7. JTAG Mode .....	37
6.7.1. JTAG Daisy Chain .....	38
6.8. TransFR Operation .....	38
7. Software Selectable Options .....	41
7.1. Configuration Mode and Port Options .....	42
7.1.1. JTAG Port .....	42
7.1.2. Slave SPI Port .....	42
7.1.3. Master SPI Port .....	43
7.1.4. I <sup>2</sup> C Port .....	43
7.1.5. SDM Port .....	43
7.1.6. MCLK Frequency .....	44
7.1.7. ENABLE_TRANSFR .....	44
7.2. Bitstream Generation Options .....	44
7.2.1. COMPRESS_CONFIG .....	44
7.2.2. CONFIGURATION .....	44
7.2.3. USERCODE .....	45
7.2.4. USERCODE_FORMAT .....	45
7.2.5. CUSTOM_IDCODE .....	45
7.2.6. CUSTOM_IDCODE_FORMAT .....	45
7.2.7. SHAREDEBRINIT .....	45

7.2.8.	MUX_CONFIGURATION_PORTS.....	46
7.3.	Security Options .....	46
7.3.1.	TRACEID .....	46
7.3.2.	MY_ASSP.....	46
7.3.3.	CUSTOM_IDCODE .....	46
7.3.4.	CONFIG_SECURE.....	47
7.3.5.	ONE_TIME_PROGRAM .....	47
8.	Device Wake-up Sequence .....	48
8.1.	Wake-up Signals .....	48
8.2.	Wake-up Clock Selection .....	48
9.	Advanced Configuration Information .....	50
9.1.	Flash Programming.....	50
9.2.	MachXO2 JEDEC File Format .....	51
9.3.	MachXO2 Flash Memory Programming Flow.....	54
9.4.	MachXO2 Slave SPI/I <sup>2</sup> C SRAM Configuration Flow.....	62
9.5.	MachXO2 Programming Commands .....	70
9.6.	Reading Flash Pages .....	72
9.7.	Device Status Register .....	74
9.8.	JTAG Daisy Chain Programming Modes .....	75
9.8.1.	Sequential Mode .....	75
9.8.2.	Turbo Mode Programming .....	76
	References .....	77
	Technical Support Assistance .....	78
	Revision History .....	79

## Figures

Figure 5.1. Configuration Flow .....	12
Figure 5.2. Configuration from Power-On-Reset Timing .....	13
Figure 5.3. Flash Memory Space of a MachXO2 Device .....	16
Figure 5.4. Feature Row Example .....	18
Figure 5.5. Period PROGRAMN is Always Observed .....	22
Figure 5.6. Configuration from PROGRAMN Timing .....	22
Figure 5.7. Configuration Error Notification .....	22
Figure 5.8. Default JTAG Port with JTAG_PORT = ENABLE .....	27
Figure 5.9. JTAG Port Behavior with JTAG_PORT = DISABLE .....	28
Figure 6.1. Master SPI Configuration Mode .....	30
Figure 6.2. RC Delay .....	32
Figure 6.3. Slave SPI Configuration Mode .....	34
Figure 6.4. I <sup>2</sup> C Configuration Logic .....	35
Figure 6.5. WISHBONE Configuration Mode .....	37
Figure 6.6. JTAG Daisy Chain Example .....	38
Figure 6.7. Bitstream Update Using TransFR .....	39
Figure 6.8. Example Process Flow .....	39
Figure 7.1. sysCONFIG Preferences in Global Preferences Tab, Diamond Spreadsheet View .....	41
Figure 8.1. Wake-up Sequence Using Internal Clock .....	48
Figure 9.1. Unencrypted JEDEC File Example .....	53
Figure 9.2. MachXO2 Flash Memory Programming Flow .....	61
Figure 9.3. MachXO2 Slave SPI/I <sup>2</sup> C SRAM Configuration Flow .....	66
Figure 9.4. Status Register Value after Erase .....	67
Figure 9.5. Status Register Value After Program .....	67
Figure 9.6. Slave SPI/I <sup>2</sup> C SRAM Read Status Register Flow .....	69
Figure 9.7. Retrieval Delay Timing Requirement for Single-Page Reads .....	72
Figure 9.8. Flash Page Command and Data Sequence .....	73
Figure 9.9. Selecting JTAG Daisy Chain Programming Mode .....	75
Figure 9.10. Sequential Mode Programming .....	76
Figure 9.11. Turbo Mode Programming .....	76

## Tables

Table 5.1. Memory Space Accessibility of Different Ports .....	15
Table 5.2. Maximum Configuration Bits .....	17
Table 5.3. Feature Row Option and Diamond Spreadsheet View.....	18
Table 5.4. MachXO2 Feature Row Elements.....	18
Table 5.5. Configuration Modes .....	19
Table 5.6. MachXO2 Programming and Configuration Ports.....	20
Table 5.7. Default State of the sysCONFIG Pins <sup>1</sup> .....	21
Table 5.8. Default State in Diamond for Each Port .....	21
Table 5.9. Master SPI Configuration Port Pins .....	24
Table 5.10. Slave SPI Configuration Port Pins .....	24
Table 5.11. MachXO2 MCLK Valid Frequencies (MHz) .....	25
Table 5.12. JTAG Port Pins .....	27
Table 6.1. Master SPI Port Pins .....	30
Table 6.2. Master SPI Configuration Software Settings .....	31
Table 6.3. Slave SPI Port Pins .....	33
Table 6.4. I <sup>2</sup> C Port Pins .....	35
Table 6.5. Slave Addresses for I <sup>2</sup> C Ports <sup>1</sup> .....	36
Table 7.1. Configuration Mode/Port Options .....	42
Table 7.2. Security Options .....	46
Table 9.1. Number of Pages of Flash Memory for the MachXO2 Family .....	50
Table 9.2. MachXO2 JEDEC File Format .....	51
Table 9.3. MachXO2 sysCONFIG Programming Commands .....	70
Table 9.4. Device Status Register .....	74

## Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
ASSP	Application-Specific Standard Part
BSE	Bitstream Engine
CRC	Cyclic Redundancy Check
EBR	Embedded Block RAM
FSM	Finite State Machine
GOE	Global Output Enable
GSR	Global Set Reset
GWDIS	Global Write Disable
I <sup>2</sup> C	Inter-Integrated Circuit
ISC	In System Configuration
JTAG	Joint Test Action Group
LUT	Look Up Table
MSPI or SPI <sub>m</sub>	Master Serial Peripheral Interface
OTP	One-Time Programmable
POR	Power On Reset
SDM	Self-Download Mode
SED	Soft Error Detection
SRAM	Static Random-Access Memory
SSPI	Slave Serial Peripheral Interface
UFM	User Flash Memory

# 1. Introduction

The MachXO2™ is an SRAM-based Programmable Logic Device that includes an internal Flash memory which makes the MachXO2 appear to be a non-volatile device. The MachXO2 provides a rich set of features for programming and configuration of the FPGA. You have many options available to you for building the programming solution that fits your needs. Each of the options available is described in detail so that you can put together the programming and configuration solution that meets your needs.

## 2. MachXO2 Features

Key programming and configuration features of MachXO2 devices are:

- Instant-on configuration from internal Flash PROM – powers up in milliseconds
- Single-chip, secure solution
- Multiple programming and configuration interfaces:
  - 1149.1 JTAG
  - Self-download
  - Slave SPI
  - Master SPI
  - Dual Boot
  - I<sup>2</sup>C
  - WISHBONE bus
- User Flash Memory (UFM) for non-volatile data storage:
  - Configuration Flash memory overflow
  - EBR Initialization data
  - Application specific data
  - Transparent programming of non-volatile memory
  - Optional dual boot with external SPI memory
  - Optional security bits for design protection

### 3. Definition of Terms

This document uses the following terms to describe common functions:


- **BIT** – The BIT file is the configuration data for the MachXO2 that is stored in an external SPI Flash. It is a binary file and is programmed unmodified into the SPI Flash.
- **Configuration** – Configuration refers to a change in the state of the MachXO2 SRAM memory cells.
- **Configuration Data** – This is the data read from the non-volatile memory and loaded into the FPGA's SRAM configuration memory. This is also referred to as a bitstream, or device bitstream.
- **Configuration Mode** – The configuration mode defines the method the MachXO2 uses to acquire the configuration data from the non-volatile memory.
- **Internal Flash Memory** – JED file or bit file can be programmed directly into the internal flash sector. User does not need to know where an actual page of the configuration data starts. The MachXO2 configuration engine handles the parsing in the flash to SRAM transfer.
- **JEDEC** – The JEDEC file contains the configuration data programmed into the MachXO2 Configuration Flash, User Flash Memory, Feature Row, and Feature Bits. Format information is provided later in this technical note.
- **Offline mode** – Offline mode is a term that is applied to both non-volatile memory programming and SRAM configuration. When using offline mode programming/configuration the FPGA no longer operates in user mode. The contents of the non-volatile or SRAM configuration memory are updated, but the MachXO2 does not perform your logic operations until offline mode programming/configuration is complete.
- **Number Formats** – The following nomenclature is used to denote the radix of numbers
  - **0x** – Numbers preceded by '0x' are hexadecimal
  - **b (suffix)** – Numbers suffixed with 'b' are binary
  - All other numbers are decimal
- **Port** – A port refers to the physical connection used to perform programming and some configuration operations. Ports on the MachXO2 include JTAG, SPI, I<sup>2</sup>C, and WISHBONE physical connections.
- **Programming**: Programming refers to the process used to alter the contents of the internal or external non-volatile configuration memory.
- **Transparent Mode** – Transparent mode is used to update the Configuration Flash, and User Flash Memory while leaving the MachXO2 in User Mode.
- **User Mode** – The MachXO2 is in user mode when configuration is complete, and the FPGA is performing the logic functions you have programmed it to perform.

## 4. Configuration Details

MachXO2 devices contain two types of memory, SRAM and Flash. SRAM memory contains the active configuration, essentially the “fuses” that define the behavior of the FPGA. The active configuration is, in most cases, retrieved from a non-volatile memory. The non-volatile memory holds the configuration data that is loaded into the FPGAs SRAM. The MachXO2 provides an internal Flash memory that stores the configuration data loaded into the MachXO2 SRAM.

## 5. Configuration Process and Flow

Prior to becoming operational, the FPGA goes through a sequence of states, including initialization, configuration and wake-up.



\* The voltage level is for the MachXO3 E device. Voltage level may vary for other devices.

\*\* The external INITN and DONE are bidirectional, open-drain I/O only when enabled.

**Figure 5.1. Configuration Flow**

The MachXO2 sysCONFIG ports provide industry standard communication protocols for programming and configuring the FPGA. Each of the protocols shown in Table 5.1 provides a way to access the MachXO2 device’s internal Flash memory, or to load its configuration SRAM. The Memory Space Accessibility section provides information about the capabilities of each sysCONFIG port.

The sysCONFIG ports capable of accessing the Flash memory have a priority order. Table 5.1 lists each of the sysCONFIG ports in their priority order. The MSPI configuration port does not have the ability to alter the Flash memory space, and as a result is not a factor in the sysCONFIG port priority scheme. The priority scheme is important to be aware of, as a Configuration Logic operation using a low priority sysCONFIG port can be interrupted by a higher priority sysCONFIG port. The operation of the Configuration Logic is not defined when a low priority sysCONFIG port is interrupted by a higher priority sysCONFIG port. Do not permit simultaneous access to the Configuration Logic using a sysCONFIG port.

## 5.1. Power-up Sequence

In order for the MachXO2 to operate, power must be applied to the device. During a short period of time, as the voltages applied to the system rise, the FPGA has an indeterminate state.

As power continues to ramp, a Power On Reset (POR) circuit inside the FPGA becomes active. The POR circuit, once active, makes sure the external I/O pins are in a high-impedance state. It also monitors the V<sub>CC</sub> and V<sub>CCIO0</sub> input rails. The POR circuit waits for the following conditions:

- V<sub>CC</sub> > 1.06 V (or 2.1 V for HC devices)
- V<sub>CCIO0</sub> > 1.06 V

When these conditions are met the POR circuit releases an internal reset strobe, allowing the device to begin its initialization process. The MachXO2 asserts INITN active low, and drives DONE low. When INITN and DONE are asserted low the device moves to the initialization state, as shown in Figure 5.1.




Figure 5.2. Configuration from Power-On-Reset Timing

**Note:** The external INITN and DONE are bidirectional, open-drain I/O only when enabled.

## 5.2. Initialization

The MachXO2 enters the memory initialization phase immediately after the Power On Reset circuit drives the INITN and DONE status pins low. The purpose of the initialization state is to clear all of the SRAM memory inside the FPGA.

The FPGA remains in the initialization state until all of the following conditions are met:

- The t<sub>INITL</sub> time period has elapsed
- The PROGRAMN pin is deasserted
- The INITN pin is no longer asserted low by an external master

The dedicated INITN pin provides two functions during the initialization phase. The first is to indicate the FPGA is currently clearing its configuration SRAM. The second is to act as an input preventing the transition from the initialization state to the configuration state.

During the t<sub>INITL</sub> time period the FPGA is clearing the configuration SRAM. When the MachXO2 is part of a chain of devices each device has different t<sub>INITL</sub> initialization times. The FPGA with the slowest t<sub>INITL</sub> parameter can prevent other devices in the chain from starting to configure. Premature release of the INITN in a multi-device chain may cause configuration of one or more chained devices to fail to configure intermittently.

The active-low, open-drain initialization signal INITN must be pulled high by an external resistor when initialization is complete. To synchronize the configuration of multiple FPGAs, one or more INITN pins should be wire-ANDed. If one or more FPGAs or an external device holds INITN low, the FPGA remains in the initialization state.

### 5.3. Configuration

The rising edge of the INITN pin causes the FPGA to enter the configuration state. The FPGA is able to accept the configuration bitstream created by the Diamond development tools.

The MachXO2 begins fetching configuration data from non-volatile memory. The memory used to configure the MachXO2 is either the internal Flash, or an external SPI Flash. The MachXO2 does not leave the Configuration state if there are no memories with valid configuration data. It is necessary to program the non-volatile memory internal or attached to the FPGA, or to program it using the JTAG port. Only JTAG, SSPI and I<sup>2</sup>C mode are allowed to be used as programming mode when the device is in a blank/erased state.

During the time the FPGA receives its configuration data the INITN control pin takes on its final function. INITN is used to indicate an error exists in the configuration data. When INITN is high, configuration proceeds without issue. If INITN is asserted low, an error has occurred and the FPGA does not operate.

### 5.4. Wake-up

Wake-up is the transition from configuration mode to user mode. The MachXO2's fixed four-phase wake-up sequence starts when the device has correctly received all of its configuration data. When all configuration data is received, the FPGA asserts an internal DONE status bit. The assertion of the internal DONE causes a Wake Up state machine to run that sequences four controls. The four control strobes are:

- Global Output Enable (GOE)
- Global Set/Reset (GSR)
- Global Write Disable (GWDISn)
- External DONE

The first phase of the Wake-Up process is for the MachXO2 to release the Global Output Enable. When it is asserted, permits the FPGA's I/O to exit a high-impedance state and take on their programmed output function. The FPGA inputs are always active. The input signals are prevented from performing any action on the FPGA flipflops by the assertion of the Global Set/Reset (GSR).

The second phase of the Wake-Up process releases the Global Set/Reset and the Global Write Disable controls.

The Global Set/Reset is an internal strobe that, when asserted, causes all I/O flip-flops, Look Up Table (LUT) flipflops, distributed RAM output flip-flops, and Embedded Block RAM output flip-flops that have the GSR enabled attribute to be set/cleared per their hardware description language definition.

The Global Write Disable is a control that overrides the write enable strobe for all RAM logic inside the FPGA. The inputs on the FPGA are always active, as mentioned in the Global Output Enable section. Keeping GWDIS asserted prevents accidental corruption of the instantiated RAM resources inside the FPGA.

The last phase of the Wake-Up process is to assert the external DONE pin. The external DONE is a bi-directional, open-drain I/O only when it is enabled. An external agent that holds the external DONE pin low prevents the wakeup process of the MachXO2 from proceeding. Only after the external DONE, if enabled, is active high does the final wake-up phase complete. Wake-Up completes uninterrupted when the external DONE pin is not enabled.

Once the final wake-up phase is complete, the FPGA enters user mode.

The wake-up process is illustrated in [Figure 8.1](#).

## 5.5. User Mode

The MachXO2 enters User Mode immediately following the Wake-Up sequence has completed. User Mode is the point in time when the MachXO2 begins performing the logic operations you designed. The MachXO2 remains in this state until one of three events occurs:

- The PROGRAMN input pin is asserted.
- A REFRESH command is received through one of the configuration ports.
- Power is cycled.

## 5.6. Clearing the Configuration Memory and Re-initialization

The current user mode configuration of the MachXO2 remains in operation until it is actively cleared, or power is lost. Several methods are available to clear the internal configuration memory of the MachXO2. The first is to remove power and reapply power. Another method is to toggle the PROGRAMN pin. Lastly you can reinitialize the memory through a Refresh command. Any active configuration port can be used to send a Refresh command.

- Assertion of the PROGRAMN input
- Cycling power to the MachXO2
- Sending the Refresh command using a configuration port

Invoking one of these methods causes the MachXO2 to drive INITN and DONE low. The MachXO2 enters the initialization state as described earlier.

## 5.7. Memory Space Accessibility

The two internal memories, Flash and SRAM, of the MachXO2 can be read and written. Each port on the MachXO2 has a different level of access to each memory space. [Table 5.1](#) provides a cross-reference of the MachXO2 ports and the memory space they can access.

As shown in [Table 5.1](#), the JTAG, SPI, and I2C can read and write both internal memory spaces while wishbone can only access the internal flash and not the SRAM.

**Table 5.1. Memory Space Accessibility of Different Ports**

Port	On-Chip Flash		SRAM	
	Read	Write	Read	Write
JTAG	Yes	Yes	Yes	Yes
SPI Port	Yes	Yes	Yes	Yes
I <sup>2</sup> C Port	Yes	Yes	Yes	Yes
Internal WISHBONE	Yes <sup>1</sup>	Yes <sup>1</sup>	No	No

**Notes:**

1. In Transparent mode only.
2. See the Clearing the Configuration Memory and Re-initialization section.

## 5.8. On-chip Flash Programming

As shown in [Table 5.1](#), on-chip Flash is programmed with different programming modes. These programming modes are discussed in the next sections. Within the different programming modes, there are two methods of programming the on-chip Flash: Offline and Background programming.


- **Offline Programming** – This method requires the device to enter programming mode. When in programming mode, the device stops working, until the programming is completed. When using Diamond Programmer, the Offline Mode is selected using operations starting with FLASH. Unless noted by the operation, the Flash sectors accessed are Feature, Configuration and UFM.
- **Background Programming** – This method allows the device to continue operating in User Mode, while the configuration logic programs the on-chip Flash memory. When the on-chip Flash memory programming is completed, the device can download into the SRAM with REFRESH instruction. When using Diamond Programmer, the Background Mode is selected using operations starting with XFLASH. Unless noted by the operation, the Flash sectors accessed are Configuration and UFM.

Note that if background programming is used on the MachXO2-2000U, MachXO2-4000 and MachXO2-7000, the system must put the right side PLL in reset state during background programming. The required duration, erase portion, of the background Flash programming time is specified in [Table 97 of Using User Flash Memory and Hardened Control Functions in MachXO2 Devices Reference Guide \(FPGA-TN-02163\)](#). The left side PLL can stay active during background programming.

## 5.9. Bitstream/PROM Sizes

The MachXO2 is a SRAM based FPGA. The SRAM configuration memory must be loaded from a non-volatile memory that can store all the configuration data. The size of the configuration data is variable. It is based on the amount of logic available in the FPGA, and the number of pre-initialized Embedded Block RAM (EBR) components. A MachXO2 design using the largest device, with every EBR pre-initialized with unique data values, and generated without compression turned on requires the largest amount of storage.

Storing configuration data in the MachXO2's internal Flash memory has special considerations. The Flash memory in the MachXO2 provides three independent sectors. The first sector is dedicated for use in holding compressed configuration data and is called Configuration Flash. The second sector, called the User Flash Memory, provides three different functions. It provides additional Configuration Flash storage for large configuration data images, it can store EBR contents, or it is available for use as general purpose Flash memory. The third sector is the Feature Row.



**Figure 5.3. Flash Memory Space of a MachXO2 Device**

The Configuration Flash is, for most designs, large enough to store the compressed configuration data that is loaded into the SRAM configuration memory. However, as the amount of logic in the design increases, and the amount of pre-initialized EBR increases, the size of the configuration data also increases. The increase in size can cause the configuration data to overflow into the UFM sector. It is also possible, but unlikely, that the configuration data can get too large for the internal Flash memory altogether. In the event configuration data grows too large to fit in the combined Configuration Flash/UFM memory space the design needs to be modified so that it is smaller, or an external configuration memory must be used. You can provide input to the software generating the configuration data to prevent the overflow into the UFM.

In the event the configuration data is too large for the combined Configuration Flash and UFM memory you can store the device bitstream in an external SPI Flash. [Table 5.2](#) shows the maximum uncompressed bitstream sizes allowing you to select a SPI Flash.

**Table 5.2. Maximum Configuration Bits**

Device	Uncompressed Bitstream Size Without EBR	Uncompressed Bitstream Size With EBR	Maximum Internal Flash	Units
LCMXO2-256	0.09	N/A	0.071	Mb
LCMXO2-256HC	0.09	N/A	0.071	Mb
LCMXO2-256ZE	0.09	N/A	0.071	Mb
LCMXO2-640	0.19	0.20	0.17	Mb
LCMXO2-640HC	0.19	0.20	0.17	Mb
LCMXO2-640ZE	0.19	0.20	0.17	Mb
LCMXO2-640UHC	0.19	0.20	0.17	Mb
LCMXO2-1200	0.35	0.41	0.33	Mb
LCMXO2-1200HC	0.35	0.41	0.33	Mb
LCMXO2-1200ZE	0.35	0.41	0.33	Mb
LCMXO2-1200UHC	0.35	0.41	0.33	Mb
LCMXO2-2000	0.51	0.58	0.47	Mb
LCMXO2-2000HC	0.51	0.58	0.47	Mb
LCMXO2-2000HE	0.51	0.58	0.47	Mb
LCMXO2-2000ZE	0.51	0.58	0.47	Mb
LCMXO2-2000U	0.51	0.58	0.47	Mb
LCMXO2-2000UHC	0.51	0.58	0.47	Mb
LCMXO2-2000UHE	0.51	0.58	0.47	Mb
LCMXO2-4000	0.93	1.02	0.80	Mb
LCMXO2-4000HE	0.93	1.02	0.80	Mb
LCMXO2-4000HC	0.93	1.02	0.80	Mb
LCMXO2-4000ZE	0.93	1.02	0.80	Mb
LCMXO2-7000	1.47	1.70	1.38	Mb
LCMXO2-7000HE	1.47	1.70	1.38	Mb
LCMXO2-7000HC	1.47	1.70	1.38	Mb
LCMXO2-7000ZE	1.47	1.70	1.38	Mb

## 5.10. Feature Row

The MachXO2 includes a Feature Row that is used to control FPGA resources. For example, the Feature Row is used to determine how the MachXO2 SRAM configuration memory is loaded. In other FPGAs this operation is controlled using external I/O pins. The Feature Row permits more flexibility in selecting the functions available for configuration, increases the number of available I/O on the device, and eliminates the need to make changes to your hardware.

Feature Row can be erased or programmed independently. When Feature Row is erased, Feature Row sets its value back to HW default mode state. Feature Row can be modified using Programming File Utility under Tools > Feature Row Editor.




Figure 5.4. Feature Row Example

A relationship of Feature Row option and Diamond Spreadsheet View is shown in Table 5.3 and Table 5.4.

Table 5.3. Feature Row Option and Diamond Spreadsheet View

MASTER_SPI_PORT	CONFIGURATION	BOOT_SEL[2:1], MSPi_Persistent_Enable
ENABLE	CFG <sup>1</sup>	001
ENABLE	EXTERNAL	011
EFB_USER	CFG <sup>1</sup>	000
DISABLE	CFG <sup>1</sup>	000

**Note:**

1. CFG includes CFG, CFG\_EBRUFM, or CFGUFM.

A full list of the functions controlled by the Feature Row and their default values are shown in Table 5.4.

Table 5.4. MachXO2 Feature Row Elements

Feature	SW Default Mode State (Programmed)	HW Default Mode State (Erased)
PROGRAMN Persistence	Disabled	Enabled
INITn Persistence	Disabled	Disabled
DONE Persistence	Disabled	Disabled
Custom IDCODE	0x00000000	0x00000000
TraceID™	00000000	00000000
Security <sup>1</sup>	OFF	OFF
JTAG Port Persistence	Enabled	Enabled
SSPI Port Persistence	Disabled	Enabled
I <sup>2</sup> C Port Persistence	Disabled	Enabled
MSPi Port Persistence	Disabled	Disabled
I <sup>2</sup> C Programmable Primary Configuration Address <sup>2, 3</sup>	yyyxxxx00	111100000

Feature	SW Default Mode State (Programmed)	HW Default Mode State (Erased)
UFM OTP	OFF	OFF
SRAM OTP	OFF	OFF
Config Flash OTP	OFF	OFF
my_ASSP Enable	OFF	OFF

**Notes:**

1. Enabled/disabled using the CONFIG\_SECURE preference.
2. y and x are user-programmable from IPexpress™.
3. 111100001 is a reserved address when the device is erased.

It is strongly recommended that the Feature Row only be modified during development, and rarely, if ever, upgraded in the field. The reason for this recommendation is the Feature Row is responsible for controlling the availability of the Configuration Ports. It is possible to cause active Configuration Ports to become unavailable, preventing future updates.

Changing the Feature Row can prevent the MachXO2 from configuring. The PROGRAMN, INITN, and DONE control and status pins are enabled and disabled using the Feature Row. Care must be taken when PROGRAMN is recovered for use as a general purpose I/O: Erasing and re-programming the Feature Row causes the GPIO to temporarily revert to PROGRAMN input. In this case, if the general purpose I/O is driven or held low the MachXO2 does complete its configuration process.

Similar care must be taken when using I<sup>2</sup>C interface when recovering the SSPI interface for GPIO. Erasing and reprogramming the Feature Row temporarily re-enables all configuration interfaces. If the SSPI chip select (SN) is recovered as GPIO by the user design but is driven or held low, the SSPI interface asserts priority over the I<sup>2</sup>C interface and interrupt the programming or configuration process, not allowing the process to compete successfully.

Feature Row can be erased or altered by Diamond Programmer. It is erased and reprogrammed during Flash erase, program and verify sequence, both offline and online. During offline flash programming, if you do not want Feature Row to be erased and reprogrammed, Lattice recommends that you use XFLASH Erase, Program, Verify, Refresh operation.

Feature Row settings can be altered using the Diamond Spreadsheet View. Spreadsheet View allows you to edit the configuration settings for the MachXO2, and then saves your settings in the Lattice Preference File (LPF). These settings are applied to the MachXO2 configuration data during the Map, Place, and Route build phases.

## 5.11. Key Features

- Not intended to be modified in the field; only for development.
- Change in Feature Row settings may cause active configuration ports to become unavailable.
- Can be altered using Diamond Programmer or Diamond Spreadsheet View.
- Will be erased and re-programmed during Flash updates, so keep Feature Row contents consistent.

## 5.12. Configuration Modes

The MachXO2 configuration SRAM memory must be loaded with valid configuration data before the FPGA operates. The MachXO2 provides only four methods of getting the configuration data into the SRAM memory. Each of these methods has its own set of advantages. The four methods available are shown in [Table 5.5](#).

**Table 5.5. Configuration Modes**

Mode	Number of Pins	Max. Frequency
1149.1 JTAG	4 (5)	25 MHz
Self-Download Mode	0	N/A
External Download	4	50 MHz
Dual Boot Download	0/4	N/A / 50 MHz

The primary configuration mode, for a majority of MachXO2 designs, is Self-Download Mode. It has an advantage in configuration speed because the internal configuration clock runs at frequencies higher than can be applied to an external memory. It does not require an extra PROM, which increases the cost of your product. It does not rely on an external programmer to load the SRAM using the JTAG port.

The External Download mode's advantage is that it makes all the User Flash Memory available for your use. You do not have to be concerned about the Configuration Flash image overflowing into the UFM, or overflowing the available internal Flash memory.

The Dual Boot mode offers a reliability advantage for the MachXO2. By first loading the internal Flash memory image, the FPGA can continue to operate even if the initial configuration fails. In such cases, a fail-safe configuration data image can be downloaded into the MachXO2's SRAM as a backup. The primary cause of a failed reprogramming of the internal memory is typically a power outage.

The JTAG port's advantage is that it provides the widest set of functions and features for programming, configuring, and testing the MachXO2 system.

### 5.13. sysCONFIG™ Ports

**Table 5.6. MachXO2 Programming and Configuration Ports**

Interface	Port	Description
JTAG	JTAG (IEEE 1149.1 and IEEE 1532 compliant)	4-wire or 5-wire JTAG Interface
sysCONFIG	SSPI	Slave Serial Peripheral Interface (SPI)
	MSPI	Master Serial Peripheral Interface (SPI)
	I <sup>2</sup> C	Inter-integrated Circuit (I <sup>2</sup> C) Interface
Internal	WISHBONE	Internal WISHBONE bus interface

### 5.14. sysCONFIG Pins

The MachXO2 provides a set of sysCONFIG I/O pins that you use to program and configure the FPGA. The sysCONFIG pins are grouped together to create ports such as JTAG, SSPI, I<sup>2</sup>C, MSPI that are used to interact with the FPGA for programming, configuration, and access of resources inside the FPGA. The sysCONFIG pins in a configuration port group may be active, and used for programming the FPGA, or they can be reconfigured to act as general purpose I/O.

Recovering the configuration port pins for use as general purpose I/O requires you to adhere to the following guidelines:

- You must DISABLE the unused port. You can accomplish this by using the Diamond Spreadsheet View's Global Preferences tab. Each configuration port is listed in the sysCONFIG options tree.
- You must prevent external logic from interfering with device programming. Make sure that recovered sysCONFIG pins are not asserted when the MachXO2 is in Feature Row HW Default Mode state. One example is driving PROGRAMN with an active low signal after the MachXO2 is in Feature Row HW Default Mode state. Failure to reprogram the Feature Row with PROGRAMN disabled prevents the FPGA from configuring and entering user mode.
- Use care when using JTAGENB to selectively enable and disable the JTAG port. Any external logic connected to the JTAG I/O must not contend with the JTAG programming port.

Table 5.7 lists the default state of the shared sysCONFIG pins. As you can see, a Default Mode Feature Row device has the JTAG, SPI Slave and I<sup>2</sup>C ports enabled. Upon entry to User Mode the MachXO2, the default state of the SSPI, and I<sup>2</sup>C sysCONFIG pins become general purpose I/O. This means you lose the ability to program the MachXO2 using SSPI, or I<sup>2</sup>C when using the default sysCONFIG port settings. To retain the SSPI, or I<sup>2</sup>C sysCONFIG pins in user mode, be sure to ENABLE them using the Diamond Spreadsheet View editor.

Unless specified otherwise, the sysCONFIG pins are powered by the VCCIO0 voltage. It is crucial you take this into consideration when provisioning other logic attached to Bank 0.

The function of each sysCONFIG pin is described in detail.

**Table 5.7. Default State of the sysCONFIG Pins<sup>1</sup>**

Pin Name	Associated sysCONFIG Port	Pin Function in Feature Row Erased Mode (Configuration Mode)	Pin Direction (Configuration Mode)	Default Function in User Mode <sup>2</sup>
PROGRAMN	SDM	PROGRAMN	Input with weak pull up	User-defined I/O
INITN	SDM	I/O	I/O with weak pull up	User-defined I/O
DONE	SDM	I/O	I/O with weak pull up	User-defined I/O
MCLK/CCLK	SSPI/MSPI	SSPI	Input with weak pull up	User-defined I/O
SN	SSPI/MSPI	SSPI	Input with weak pull up	User-defined I/O
SI/SISPI	SSPI/MSPI	SSPI	Input	User-defined I/O
SO/SPISO	SSPI/MSPI	SSPI	Output	User-defined I/O
CSSPIN	MSPI	I/O	I/O with weak pull up	User-defined I/O
SCL	I <sup>2</sup> C	I <sup>2</sup> C	Bi-Directional	User-defined I/O
SDA	I <sup>2</sup> C	I <sup>2</sup> C	Bi-Directional	User-defined I/O

**Notes:**

1. All pins are in Configuration Mode until the device is configured and enters User Mode.
2. Disabled sysCONFIG Pins assumes h/w default behavior in User Mode, that is, high-impedance with a weak pull down.

**Table 5.8. Default State in Diamond for Each Port**

sysCONFIG Port	Diamond Default <sup>1</sup>
SDM_PORT	Disable
SLAVE_SPI_PORT	Disable
I2C_PORT	Disable
MASTER_SPI_PORT	Disable
JTAG_PORT	Enable

**Note:**

1. This Default setting can be modified in the Diamond Spreadsheet View, Global Preferences tab.


### 5.14.1. Self-Download Port Pins

#### PROGRAMN


The PROGRAMN is an input used to configure the FPGA. The PROGRAMN pin, when enabled, is sensitive to a high-to-low transition, and has an internal weak pull-up. When PROGRAMN is asserted low, the FPGA exits user mode and starts a device configuration sequence at the Initialization phase, as described earlier. Holding the PROGRAMN pin low prevents the MachXO2 from leaving the Initialization phase. The PROGRAMN has a minimum pulse width assertion period in order for it to be recognized by the FPGA. You can find this minimum time in [MachXO2 Family Data Sheet \(FPGA-DS-02056\)](#) in the AC timing section.

Be aware of the following special cases when the PROGRAMN pin is active:

- If the device is currently being programmed through JTAG, then PROGRAMN is ignored until the JTAG mode programming sequence is complete.
- Toggling the PROGRAMN pin during device configuration interrupts the process and restart the configuration cycle. Please keep PROGRAMN pin de-asserted (held High) during device configuration.
- Asserting PROGRAMN on a device in Feature Row HW Default Mode state disables the SSPI and I<sup>2</sup>C ports. Start SSPI or I<sup>2</sup>C programming operations after PROGRAMN is deasserted.
- PROGRAMN is active during power-up, even when PROGRAMN has been reserved as a general purpose I/O. Do not allow any input signal attached to PROGRAMN to transition from high to low at a frequency greater than the VCC (min) to INITN rising edge time. High to low PROGRAMN assertions more frequently prevent the MachXO2 from configuring, causing the FPGA to remain in a continuous RESET condition. See [Figure 5.5](#).
- PROGRAMN must be deasserted, even if recovered for GPIO, whenever the Feature Row is erased or re-programmed. If asserted, configuration may not complete successfully.



**Figure 5.5. Period PROGRAMN is Always Observed**



**Figure 5.6. Configuration from PROGRAMN Timing**

**INITN**


The INITN pin is a bidirectional, open-drain I/O pin only when it is enabled. It has the following functions:

- After power is applied, after a PROGRAMN assertion, or a REFRESH command it goes low to indicate the SRAM configuration memory is being erased. The low time assertion is specified with the  $t_{INITL}$  parameter.
- After the  $t_{INITL}$  time has elapsed the INITN pin is deasserted (that is active high) to indicate the MachXO2 is ready for its configuration bits. The MachXO2 begins loading configuration data from either the internal Flash memory or an external SPI Flash.
- INITN can be asserted low by an external agent before the  $t_{INITL}$  time has elapsed in order to prevent the FPGA from reading configuration bits. This is useful when there are multiple programmable devices chained together. The programmable device with the longest  $t_{INITL}$  time can hold all other devices in the chain from starting to get data until it is ready itself.
- The last function provided by INITN is to signal an error during the time configuration data is being read. Once  $t_{INITL}$  has elapsed and the INITN pin has gone high, any subsequent INITN assertion signals the MachXO2 has detected an error during configuration.

The following conditions causes INITN to become active, indicating the Initialization state is active:

- Power has just been applied
- PROGRAMN falling edge occurred
- The IEEE 1532 REFRESH command has been sent using a slave configuration port (JTAG, SSPI, I<sup>2</sup>C, or WISHBONE).

If the INITN pin is asserted due to an error condition, the error can be cleared by correcting the configuration bitstream and forcing the FPGA into the Initialization state.



**Figure 5.7. Configuration Error Notification**

The INITN pin of a MachXO2 device is not visible external to the device when in the Feature Row HW Default Mode state. The INITN pin, when in this mode, is pulled high by default. The INITN behavior described in [Figure 5.7](#) is only visible outside the MachXO2 when the INITN pin is enabled.

The INITN can be recovered as a general purpose I/O. By default, the INITN pin is disabled. You can use the Diamond Spreadsheet View to enable it.

If an error is detected when reading the bitstream, INITN goes low, the internal DONE bit is not set, the DONE pin stays low, and the device does not wake up. The device fails configuration when the following happens:

- The bitstream CRC error is detected
- The invalid command error detected
- A time out error is encountered when loading from the on-chip Flash
- The program done command is not received when the end of on-chip SRAM configuration or on-chip Flash memory is reached

## DONE

The DONE pin is a bidirectional open drain with a weak pull-up that signals the FPGA is in User mode.

The DONE pin drives low in tandem with the INITN pin when the FPGA enters Initialization mode. As described earlier, this condition happens when power is applied, PROGRAMN is asserted, or an IEEE 1532 Refresh command is received through an active configuration port. During POR and configuration, the DONE pin is driven low.

By default, the DONE pin is a general purpose I/O when the MachXO2 is in the Feature Row HW Default Mode state. The default mode causes the MachXO2 to automatically sequence through the Wake-Up sequence after the internal DONE bit is asserted. You can enable the DONE output pin by setting the SDM\_port configuration parameter using the Diamond Spreadsheet view. The FPGA does not stall waking up waiting for the DONE pin to be asserted high.

The DONE pin has the following functions:

- Externally driving DONE pin - Easy for Daisy Chaining  
The FPGA can be held from entering User mode indefinitely by having an external agent keep the DONE pin asserted low. To use DONE to stall entering User mode the SDM\_PORT must enable the DONE I/O, and the FPGA Feature Row must be programmed. (This feature is supported in Diamond 3.5 and later. Earlier versions of Diamond do not enable the stall feature when SDM\_PORT enables DONE I/O). A common reason for keeping DONE driven low is to allow multiple FPGAs to be completely configured. As each FPGA reaches the DONE state, it is ready to begin operation. The last FPGA to configure can cause all FPGAs to start in unison.
- Monitoring DONE pin for status of FPGA configuration.  
Sampling the DONE pin is a way for an external device to tell if the FPGA has finished configuration. However, when using IEEE 1532 JTAG to configure SRAM the DONE pin is driven by a boundary scan cell, so the state of the DONE pin has no meaning during IEEE 1532 JTAG configuration (once configuration is complete, DONE takes on the behavior defined by the SDM\_PORT setting in the Feature Row). The DONE pin is pulled high when the configuration is successful, and you can observe this by enabling this pin in the SDM port setting in Diamond software. If the DONE pin is enabled using the SDM port setting the DONE pin is pulled high as soon as configuration is complete, and this behavior can make a part appear to be successfully configured to other logic monitoring the DONE pin.

## 5.14.2. Master and Slave SPI Configuration Port Pins

**Table 5.9. Master SPI Configuration Port Pins**

Pin Name	Function	Direction	Description
MCLK/CCLK	MCLK	Output with weak pull-up	Master clock used to time data transmission/reception from the MachXO2 Configuration Logic to a slave SPI PROM. A 1K pull-up resistor is required on MCLK for External and Dual Boot configuration modes.
CSSPIN	CSSPIN	Output	Chip select used to enable an external SPI PROM containing configuration data. A 10-k $\Omega$ pull-up resistor is recommended on CSSPIN.
SI/SISPI	SISPI	Output	SISPI carries output data from the MachXO2 Configuration Logic to the slave SPI PROM
SO/SPISO	SPISO	Input	SPISO carries output data from the slave SPI PROM to the MachXO2 Configuration Logic
SN	SN/IO	Input	MachXO2 Configuration Logic slave SPI chip select input. Pull high externally whenever the MSPI port is active.

**Table 5.10. Slave SPI Configuration Port Pins**

Pin Name	Function	Direction	Description
MCLK/CCLK	CCLK	Input with weak pull-up	Clock used to time data transmission/reception from an external SPI master device to the MachXO2 Configuration Logic.
SI/SISPI	SI	Input	SI carries output data from the external SPI master to the MachXO2 Configuration Logic
SO/SPISO	SO	Output	SO carries output data from the MachXO2 Configuration Logic to the external SPI master
SN	SN	Input with weak pull-up	MachXO2 Configuration Logic slave SPI chip select input. SN is an active low input.

### MCLK/CCLK

The MCLK/CCLK, when active, are clocks used to sequentially load the configuration data for the FPGA. The pin functions as:

The MCLK/CCLK pin's default state for a MachXO2 in the Feature Row HW Default Mode state is to act as the configuration clock (such as CCLK). This allows an external Slave SPI master controller to program the MachXO2. The maximum CCLK frequency and the data setup/hold parameters can be found in the AC timing section of [MachXO2 Family Data Sheet \(FPGA-DS-02056\)](#). The Feature Row must be configured to ENABLE the Slave SPI Port if you want to use the port to reprogram the MachXO2 after it enters user mode.

The MCLK/CCLK pin functions as a Master Clock (MCLK) when the MachXO2 is configured in Dual Boot or External Boot modes. A 1K pull-up resistor is required when using these modes. The MCLK becomes an output and provides a reference clock for a SPI Flash attached to the MachXO2's Master SPI Configuration port. MCLK actively drives until all the configuration data has been received. When the MachXO2 enters user mode the MCLK output tristates. This allows the MCLK to become a general purpose I/O. The MCLK is reserved for use, in most post-configuration applications, as the reference clock for performing memory transactions with the external SPI PROM.

The MachXO2 generates MCLK from an internal oscillator. The initial frequency of the MCLK is nominally 2.08 MHz. The MCLK frequency can be altered using the MCCLK\_FREQ parameter. You can select the MCCLK\_FREQ using the Diamond Spreadsheet View. For a complete list of the supported MCLK frequencies, see [Table 5.11](#).

**Table 5.11. MachXO2 MCLK Valid Frequencies (MHz)**

2.08	9.17	33.25
2.46	10.23	38.00
3.17	13.30	44.33
4.29	14.78	53.20
5.54	20.46	66.50
7.00	26.60	88.67
8.31	29.56	133.00

During the initial stages of device configuration, the frequency value specified using MCCLK\_FREQ is loaded into the FPGA. Once the MachXO2 accepts the new MCLK\_FREQ value the MCLK output begins driving the selected frequency. Make certain when selecting the MCLK\_FREQ that you do not exceed the frequency specification of your configuration memory, or of your PCB. Review the MachXO2 AC specifications in [MachXO2 Family Data Sheet \(FPGA-DS-02056\)](#) when making MCLK\_FREQ decisions.

### SN

The SN pin is the Slave SPI ports chip select. An external SPI bus master asserts the SN pin active low to perform actions using the MachXO2's programming and configuration logic. The SN pin is available when the MachXO2 is in the Feature Row HW Default Mode state, and in user mode when the Slave SPI port is set to the ENABLE setting. The SN pin is a general purpose I/O in user mode when the Slave SPI port is set to the DISABLE setting.

Proper operation of the MachXO2 depends upon maintaining the SN pin in the correct state:

- SN must be deasserted (that is, held High) when configuring using Master SPI mode. SN signal needs to be clean during power up. Noise on SN pins may cause device failing to download from flash. SN must be asserted when configuring using Slave SPI mode.
- SN must be deasserted when the MachXO2 is in user mode, and SPI memory transactions are initiated using the internal WISHBONE bus.
- SN must be deasserted when accessing the Configuration Logic in the MachXO2 using I2C.
- When SN is asserted, CSSPIN must be deasserted. Deasserting CSSPIN places the shared SPI pins into a high impedance state.
  - The Master SPI port and the Slave SPI port share three common pins, SI/SISPI, SO/SPISO, and MCLK/CCLK. The MachXO2 permits both ports to be available at the same time. They are not permitted to be accessed at the same time. The Slave SPI and the Master SPI port must be time multiplexed when both ports are enabled.
- SN must be deasserted, even if recovered for GPIO, whenever the Feature Row is Erased through the I2C sysCONFIG port (for example, embedded reconfiguration). If asserted, configuration may not complete successfully. Lattice recommends the SN pin be pulled high externally to augment the weak internal pull-up.

### CSSPIN

The CSSPIN pin is an active low chip select used by the Master SPI configuration mode to enable an external SPI Flash. When the MachXO2 is programmed to configure in either External or Dual Boot mode the CSSPIN pin is asserted to the attached SPI Flash. The MachXO2 asserts CSSPIN until all configuration data bytes have been loaded, at which time the CSSPIN enters a high impedance state.

When the MachXO2 is in the Feature Row HW Default Mode state, the CSSPIN is a general purpose I/O with a weak pull-up. It must have an external pull-up resistor when the External and Dual Boot configuration modes are used. CSSPIN must ramp in tandem with the SPI PROM VCC input. It remains a general purpose I/O when the FPGA enters user mode. You must ENABLE the Master SPI port to reserve CSSPIN for use by the internal SPI Master logic.

When configuring from an external SPI Flash, ensure that the SPI Flash VCC and the MachXO2 VCCIO2 are at the same level. Ensure that the SPI Flash VCC meets is at the recommended operating level.

Some SPI PROM manufacturers require the chip select input of the PROM ramp in unison to the PROMs VCC rail. The CSSPIN pin, by default, has a weak pull-up resistor internally. Adding a 10 k $\Omega$  pull-up resistor to the CSSPIN pin on the MachXO2 is recommended.

## SI/SISPI

The SI/SISPI is a dual function bidirectional pin. The direction depends upon whether a Master or Slave mode is active. The SI/SISPI is an input data pin when using the Slave SPI mode and is an output data pin when using the Master SPI mode. In Master SPI mode, the MachXO2 drives SI/SISPI until all configuration data bytes have been loaded, at which time the SI/SISPI enters a high impedance state.

At least one of the sysCONFIG preferences, SLAVE\_SPI\_PORT or MASTER\_SPI\_PORT, must be set to ENABLE to preserve this pin as SI/SISPI and allow access to the SPI interface.

## SO/SPISO

The SO/SPISO pin is a dual function bidirectional pin. The direction depends upon whether a Master or Slave mode is active. The SO/SPISO is an input data pin when using the Master SPI mode and is an output data pin when using the Slave SPI mode.

At least one of the sysCONFIG preferences, SLAVE\_SPI\_PORT or MASTER\_SPI\_PORT, must be set to ENABLE to preserve this pin as SO/SPISO and allow access to the SPI interface.

### 5.14.3. I<sup>2</sup>C Configuration Port Pins

#### SCL

The MachXO2 provides an I<sup>2</sup>C configuration port. The SCL is the I<sup>2</sup>C Serial Clock pin and is used to initiate and time transactions on the I<sup>2</sup>C bus. It is a bi-directional, open-drain signal that is an output when the MachXO2 I<sup>2</sup>C controller is mastering transactions on the bus and is an input when an external I<sup>2</sup>C master is accessing resources inside the MachXO2. SCL requires an external pull-up resistor to operate.

The SCL pin is available when the MachXO2 is in the Feature Row HW Default Mode state. You must ENABLE the I2C\_PORT and instantiate the Embedded Function Block (EFB) for the I<sup>2</sup>C port to continue to be available in user mode (see the [I2C Configuration Mode](#) section for details.) The SCL pin becomes a general purpose I/O if you do not ENABLE the I2C\_PORT.

#### SDA

The SDA pin is the I<sup>2</sup>C serial data input/output pin. It is bi-directional, open-drain, and requires an external pull-up resistor in order to operate. The pin changes direction dynamically during data transactions on the I<sup>2</sup>C bus. The current state depends on the current bus master and the operation being performed by that master.

The SDA pin is available when the MachXO2 is in the Feature Row HW Default Mode state. You must ENABLE the I2C\_PORT and instantiate the EFB if you want the I<sup>2</sup>C port to continue to be available in user mode (see the [I2C Configuration Mode](#) section for details.) The SDA pin becomes a general purpose I/O if you do not ENABLE the I2C\_PORT.

### 5.14.4. JTAG Configuration Port Pins

The JTAG pins provide a standard IEEE 1149.1 Test Access Port (TAP). The JTAG port is the only configuration port on the MachXO2 that can perform configuration, programming, and multi-device configuration functions. Programming and configuration over the JTAG port uses IEEE 1532 compliant commands. In addition to the IEEE 1532 capabilities, the MachXO2 provides all of the mandatory IEEE 1149.1 Test Access Port commands allowing printed circuit board assembly verification.

The JTAG port is enabled by default when the MachXO2 is in the Feature Row HW Default Mode state. Like all the other configuration port pins the JTAG pins can become general purpose I/O. Unlike the other ports, the default state for the JTAG port is to remain active in user mode (that is ENABLE state). The JTAG pins can be recovered to be general purpose I/O by setting the JTAG\_PORT preference to the DISABLED state. It is recommended the JTAG port remain dedicated programming pins.

The JTAG port, when set in the DISABLED state, enables the JTAGENB input. JTAGENB permits the JTAG pins to be multiplexed. Asserting JTAGENB high causes the JTAG pins to take on the IEEE 1149.1 personality. Deasserting JTAGENB (that is driven low) causes the JTAG port pins to become general purpose I/O. Design the JTAG port circuitry carefully when taking advantage of JTAG port pin multiplexing. Avoid bus contention between logic attached to the JTAG port.

When the device is programmed through IEEE 1149.1 control, the sysCONFIG programming pins, such as DONE, cannot be used to determine programming progress. This is because the state of the boundary scan cell drives the pin, per the IEEE JTAG standard, rather than normal internal logic.

**Table 5.12. JTAG Port Pins**

Pin Name	Pin Function (Configuration Mode)	Pin Direction (Configuration Mode)	Default Function (User Mode)
TDI	TDI	Input with weak pull-up	TDI
TDO	TDO	Output with weak pull-up	TDO
TCK	TCK	Input	TCK
TMS	TMS	Input with weak pull-up	TMS
JTAGENB	I/O	Input/output with weak pull-down	I/O

### TDO

The Test Data Output (TDO) pin is used to shift out serial test instructions and data. When TDO is not being driven by the internal circuitry, the pin is in a high impedance state. The only time TDO is not in a high impedance state is when the JTAG state machine is in the Shift IR or Shift DR state. This pin should be wired to TDO of the JTAG connector, or to TDI of a downstream device in a JTAG chain. An internal pull-up resistor on the TDO pin is provided. The internal resistor is pulled up to VCCIO Bank 0.

### TDI

The Test Data Input (TDI) pin is used to shift in serial test instructions and data. This pin should be wired to TDI of the JTAG connector, or to TDO of an upstream device in a JTAG chain. An internal pull-up resistor on the TDI pin is provided. The internal resistor is pulled up to VCCIO of Bank 0.

### TMS


The Test Mode Select (TMS) pin is an input pin that controls the progression through the 1149.1 compliant state machine states. The TMS pin is sampled on the rising edge of TCK. The JTAG state machine remains in or transitions to a new TAP state depending on the current state of the TAP, and the present state of the TMS input. An internal pull-up resistor is present on TMS per the JTAG specification. The internal resistor is pulled to the VCCIO of Bank 0.

### TCK

The test clock pin (TCK) provides the clock used to time the other JTAG port pins. Data is shifted into the instruction or data registers on the rising edge of TCK and shifted out on the falling edge of TCK. The TAP is a static design permitting TCK to be stopped in either the high or low state. The maximum input frequency for TCK is specified in the DC and Switching Characteristics section of [MachXO2 Family Data Sheet \(FPGA-DS-02056\)](#). The TCK pin does not have a pull-up. An external pull-down resistor of 4.7 kΩs is recommended to avoid inadvertently clocking the TAP controller as power is applied to the MachXO2.


### JTAGENB

The JTAG ENABLE pin, also known as the IEEE 1149.1 conformance pin, is an input pin that can be used to multiplex the JTAG port. The JTAGENB pin is only active in user mode. The JTAGENB pin is a user I/O while the JTAG port is in the ENABLE state. [Figure 5.8](#) shows the default behavior of the JTAG port of a MachXO2 device.



**Figure 5.8. Default JTAG Port with JTAG\_PORT = ENABLE**

The JTAG port can become general purpose I/O. By setting the JTAG\_PORT preference in the Diamond Spreadsheet View to the DISABLED state. When the JTAG port is in the DISABLED state the JTAGENB pin becomes a dedicated input. Driving the JTAGENB low disables the JTAG port and the four JTAG pins become general purpose I/O. Driving the JTAGENB input high enables the JTAG port. Figure 5.9 shows JTAG port behavior under the control of the JTAGENB.



**Figure 5.9. JTAG Port Behavior with JTAG\_PORT = DISABLE**

It is critical when using the JTAGENB feature that logic attached to the JTAG I/O pins not contend with a JTAG programming system. The external logic must ignore any JTAG transactions performed by an external programming system.

Lattice parallel port or USB download cables provide an output called ispEN. The ispEN signal can be attached to the JTAGENB input to control the availability of the JTAG port. An alternate mechanism to control the JTAGENB input is to use a shunt that can be installed or removed as required.

## 6. Configuration Modes

The MachXO2 provides multiple options for loading the configuration SRAM from a non-volatile memory. The previous section described the physical interface necessary to interact with the MachXO2 configuration logic. This section focuses on describing the functionality of each of the different configuration modes. Descriptions of important settings required in the Diamond Spreadsheet View are also discussed.

### 6.1. SDM Mode

Self-Download Mode is the primary configuration method for the MachXO2. The advantages of Self Download Configuration Mode include:

- Speed – The MachXO2 is ready to run in a few milliseconds depending on the density of the device.
- Security – The configuration data is never seen outside the device during the load to SRAM. You can prevent the internal memory from being read.
- Reduced Cost – There is no need to purchase a PROM specifically reserved for programming the MachXO2.
- Reduced Board Space – Elimination of an external PROM allows your board to be smaller.
- Improved Reliability – The MachXO2 can boot from an external PROM if the internal Flash memory gets corrupted during a system update.

The MachXO2 retrieves the configuration data from the internal Flash memory when it is using Self Download Mode. SDM is triggered when power is applied, a REFRESH command is received, or by asserting the PROGRAMN pin. As shown in [Figure 5.6](#), the internal Flash memory has three sectors. The first sector, in most cases, is large enough to store the MachXO2 device's configuration data. The size of the configuration data changes based on how well it can be compressed and how many pre-initialized EBR components are in the design. As the size of the configuration data increases, the Configuration Flash sector can overflow. The overflow can be handled by allowing the configuration data to overflow into the User Flash Memory sector. It is, in rare cases, possible for the configuration data to overflow the Configuration Flash (CFM), and the User Flash Memory (UFM). Self-Download Mode cannot be used when the Configuration Flash and User Flash Memory overflow occurs. Master SPI Configuration Mode must be used in the event of the CF/UFM overflow.

The normal situation for the configuration data is to fit completely within the Configuration Flash sector. Designs that do not use very much pre-initialized EBR almost always meet this condition. The UFM is available for use as an internal Flash memory array. It is recommended that the CONFIGURATION option be set to CFG. This setting prevents the configuration data from overflowing into the UFM, assuring that data provisioned for the UFM is not overwritten during a device update.

The User Flash Memory, which is the second Flash sector, provides three different use models:

- Configuration data overflow from Configuration Memory
- Initialization of EBR and user-defined storage
- User-defined storage

Diamond, by default, builds the pre-initialized EBR data into the configuration data image. This may cause the configuration data to overflow into the UFM sector. In order to change the default state, you need to use the Diamond Spreadsheet tool to modify the sysCONFIG's CONFIGURATION entry. The default state for the CONFIGURATION entry is to be set to CFG.

The configuration data can be logically split to place the pre-initialization data for the EBR into the UFM. Setting the CONFIGURATION option to CFG\_EBRUFM causes the Diamond software to place the configuration data into the Configuration Flash, and the EBR initialization data into the UFM. This locates the EBR initialization data into the first pages of the UFM. The current Diamond development tools do not provide a way to map the EBR initialization data stored in the UFM to the associated EBR in the FPGA fabric.

In addition to the automatic assignment of the initialized EBR data, you can add a data block for your own purposes. Using IPexpress, you can associate a memory initialization file to the UFM. This data is stored in the last memory locations of the UFM to prevent collisions with the EBR initialization data.

The user-defined storage mode of operation permits the sector to behave like a general purpose Flash memory. You can choose to use IPexpress to pre-initialize data, or you can use it as if it were a discrete Flash memory device with a single erasable sector.

In all three cases, the UFM can only be erased by erasing the whole sector. It is your responsibility to restore configuration data, EBR initialization data, and your implementation specific data. In other words, you need to read all data in the UFM, merge your changes, erase the UFM, and write the new data back into the UFM.

## 6.2. Master SPI Configuration Mode (MSPI)

Master SPI Configuration Mode is the only other self-controlled configuration mode available to the MachXO2. When the MachXO2 has the Master SPI Configuration mode (MSPI) enabled it can automatically retrieve the configuration data from an externally attached SPI Flash. The MSPI configuration port is not available when the MachXO2 is in the Feature Row HW Default Mode state. When configuring using the MSPI mode be sure to enable the MSPI port in the Feature Row. Lattice recommends having a secondary configuration port available, one that is active when the MachXO2 is in Feature Row HW Default Mode state (that is, blank/erased), that allows you to recover the MachXO2 in the event of a programming error.


To ensure that the MachXO2 operates correctly using the MSPI configuration mode, make sure that:

- The POR of the SPI Flash device is lower than the POR of the MachXO2 or the SPI Flash must be powered first.
- SPI Flash Fmax is greater than the MachXO2 MCLK Fmax.
- Board routing requirements to ensure the MachXO2 setup and hold time parameters are met. Refer to [MachXO2 Family Data Sheet \(FPGA-DS-02056\)](#) for detailed setup and hold time information.

**Table 6.1. Master SPI Port Pins**

Pin Name	Function
MCLK	Clock output from the MachXO2 Configuration Logic and Master SPI controller. Connect MCLK to the SCLK input of the Slave SPI device.
SISPI	Serial Data output from the MachXO2 to the slave SPI SI input.
SPISO	Serial Data input to the MachXO2 configuration logic from the slave SPI SO output.
CSSPIN	Chip select output from the MachXO2 configuration logic to the slave SPI Flash holding configuration data for the MachXO2.

[Table 5.2](#) provides information about the amount of memory needed for MachXO2 configuration data by device density. Select a SPI Flash that accepts 03 hex Read Opcodes. The MachXO2 is only able to use the 03 hex Read Opcode.



**Figure 6.1. Master SPI Configuration Mode**

The MachXO2 begins retrieving configuration data from the SPI Flash when power is applied, a REFRESH command is received, or the PROGRAMN pin is asserted and released. The MCLK/CCLK I/O takes on the Master Clock (MCLK) function, and begins driving a nominal 2.08 MHz clock to the SPI Flash’s SCLK input. CSSPIN is asserted low, commands are transmitted to the PROM over the SI/SISPI output, and data is read from the PROM on the SO/SPIISO input pin. When all of the configuration data is retrieved from the PROM the CSSPIN pin is deasserted, and the MSPI output pins are tristated.

The MCLK frequency always starts downloading the configuration data at the nominal 2.08 MHz frequency. The MCCLK\_FREQ parameter, accessed using Spreadsheet View, can be used to increase the configuration frequency. The configuration data in the PROM has some padding bits, and then the data altering the MCLK base frequency is read. The MachXO2 reads the remaining configuration data bytes using the new MCLK frequency.

After the MachXO2 enters user mode the Master SPI configuration port pins tristate. This allows data transfers across the SPI. There are two primary methods available for transferring data across the SPI bus. The first method available to you is to enable the EFB in the MachXO2. Using IPexpress™ you instantiate the EFB, and you choose the features you want active. One of the features available in the EFB is a SPI Master Controller. The SPI Master Controller in the EFB attaches directly Master SPI configuration port pins. The controller provides a set of status, control, and data registers for initiating SPI bus transactions. The registers are accessed using the internal WISHBONE data bus. Logic residing in the programmable section of the MachXO2 can be created to perform transactions across the WISHBONE bridge to the EFB, which in turn generate SPI bus transactions.

The second way to perform Master SPI configuration port transactions is to master them from the JTAG port. The MachXO2 includes a JTAG to MSPI passthru circuit that allows the slave SPI Flash to be erased, programmed, and read. The primary method for programming the attached SPI Flash is to use Diamond Programmer to transfer a configuration data file from your personal computer. This is useful during board development and debug.

**Note:** To support JTAG to MSPI passthru programming mode, a 1 KΩ pull-up resistor is required on MCLK.

Another way to program a SPI Flash using the JTAG port is to use the Lattice ispVME solution. ispVME is C code written for an embedded microprocessor. The microprocessor reads a data file crafted by the Diamond Deployment Tool, and runs the ispVME code. The firmware uses port I/O to drive the JTAG port of the MachXO2, which in turn passes the data to the Master SPI port. Refer to the ispVME tool suite for information about updating an attached SPI Flash using a microprocessor.

The advantage of using the JTAG port for programming the SPI Flash attached to the MachXO2 is that the MachXO2 is permitted to be in the Feature Row HW Default Mode state. JTAG is able to program a device in Flash Mode Feature Row or User Mode Feature Row state. In order to do so, the Master SPI port pins must be enabled. The passthru is an integral part of the JTAG TAP system. Obviously, the JTAG port must be available in order for this method to succeed.

To set the MachXO2 for operation using the MSPI configuration mode you must:

- Store the entire configuration data in an external SPI Flash
- The data must start at offset 0x000000 within the PROM
- Set the preferences as shown in [Table 6.2](#)
- Enable JEDEC and Bitstream File creation in the Diamond Process Pane
- Run the Export Files process to build your design

**Table 6.2. Master SPI Configuration Software Settings**

Preference	Setting
MASTER_SPI_PORT	ENABLE
CONFIGURATION	EXTERNAL

The Export Files process generates both a JEDEC file and BIT file. It is important that both files be used. The JEDEC file must be programmed into the MachXO2 in order to write the Feature Row. The JEDEC file enables the MSPI configuration port.

The BIT file must be programmed into the external SPI Flash. There are several ways to get the data into the SPI Flash:

- Diamond Programmer can transmit the SPI Flash data using a JTAG download cable
- A microprocessor running ispVME
- Automatic Test Equipment can program the SPI Flash using JTAG
- Pre-programmed SPI Flash memories can be pre-assembled onto your printed-circuit board

Once the MachXO2 Feature Row is programmed, and the SPI Flash contains your configuration data, you can test the configuration. Assert the PROGRAMN, transmit a REFRESH command, or cycle power to the board, and the MachXO2 configures from the external SPI Flash.

### 6.3. Dual Boot Configuration Mode

Dual Boot Configuration Mode is a combination of Self Download Mode and Master SPI Configuration Mode. The MachXO2, when set up in Dual Boot Mode, tries to configure first from the internal Flash memory using SDM. If the SDM configuration fails, the MachXO2 attempts to configure itself using MSPI mode. The load order can't be reversed. The internal data is the primary configuration data, and the external data is the golden configuration data. The primary image can fail in one of two ways:

- A bitstream CRC error is detected from on-chip Flash memory
- A time-out error is encountered when loading from on-chip Flash

A CRC error is caused by incorrect data being written into the internal Flash memory. Data is read from the Flash memory in rows. As each row enters the Configuration Engine the data is checked for CRC consistency. Before the data enters the Configuration SRAM the CRC must be correct. Any incorrect CRC causes the device to erase the Configuration SRAM and retrieve configuration data from the external PROM.

There is a corner case where it is possible for the data to be correct from a CRC calculation perspective, but not be functionally correct. In this instance the internal DONE bit never becomes active. The MachXO2 counts the number of master clock pulses it has provided after the Power On Reset signal was released. When the count expires without DONE becoming active, the FPGA attempts to get its configuration data from the external PROM.

If the SPI Flash POR is higher than the MachXO2 POR and has a slow ramp, here is what happens:

1. MachXO2 powers up.
2. MachXO2 begins toggling MCLK.
3. The preamble from the SPI Flash does not return because its POR level is not met.
4. MachXO2 times out because it fails to get the preamble in time and the boot up likewise fails.

It is highly recommended that an SPI Flash be chosen which POR level is lower than the MachXO2 POR. If one is not available here are some workaround solutions:

- Processor to hold INITN
- Processor to hold PROGRAMN
- RC delay to INITN




Figure 6.2. RC Delay

Dual boot configuration mode typically requires two configuration data files. One of the two configuration data files is a fail-safe image that is rarely, if ever, updated. The second configuration data file is a working image that is routinely updated. The working image is stored in the Configuration Flash; the fail-safe image is stored in the external SPI memory. One Diamond project can be used to create both the working and the fail-safe configuration data files. Configure the Diamond project with an implementation named working, and an implementation named failsafe. Read the Diamond Online Help for more information about using Diamond implementations.

Use the following preferences to build a dual-boot design:

Preference	Dual-Boot Setting
CONFIGURATION	CFG   CFG_EBRUFM   CFGUFM
MASTER_SPI_PORT	ENABLE
COMPRESS_CONFIG	ON   OFF

Diamond creates a JEDEC as well as a Bitstream file for the primary configuration data that is stored in the internal Flash memory. A BIT file is created for the golden configuration data that is stored in the external SPI Flash. The golden configuration data must be located in the external SPI Flash starting at address 0x010000. This differs from a single image Master SPI Configuration Mode, which requires the configuration data be stored at offset 0x000000.

The following are the recommended processes for programming internal and external flash to use Dual Boot Mode:

Option A – Using background mode to program external flash:

1. Program MachXO2 internal flash (using Flash Programming Mode). Make sure SPI port enabled and persistent on.
2. Program the external SPI flash in background mode.
3. Refresh or power cycle.

Option B – Using offline mode to program external SPI flash:

1. Program the external SPI flash first (may be none-background mode).
2. Program MachXO2 internal flash (using Flash Programming Mode).
3. Refresh or power cycle.

To prevent the MachXO2 from using dual boot mode when using the User Master SPI controller, set the MASTER\_SPI\_PORT preference to EFB\_USER. This reserves the Master SPI configuration port pins and prevents dual-boot.


## 6.4. Slave SPI Mode (SSPI)

The MachXO2 provides a Slave SPI configuration port that allows you to access features provided by the Configuration Logic. You can reprogram the Configuration Flash, UFM and Feature Row, and access status/control registers within the Configuration Logic block. The Flash memories is done using either offline or transparent operations. The SRAM is not directly accessible using the Slave SPI port. It is necessary to send a REFRESH command to load a new Flash image into the SRAM.

**Table 6.3. Slave SPI Port Pins**

Pin Name	Description
CCLK	Configuration clock input that is driven by a SPI master controller.
SI	Serial Data Input to the MachXO2 Configuration Logic for command and data.
SO	Serial Data Output from the MachXO2 configuration logic.
SN	Chip select to enable the MachXO2 configuration logic.

In the Slave SPI mode, the MCLK/CCLK pin becomes CCLK (i.e. Configuration clock). Input data is read into the MachXO2 device on the SI pin at the rising edge of CCLK. Output data is valid on the SO pin at the falling edge of CCLK. The SN acts as the chip select signal. When SN is high, the SSPI interface is deselected and the SO/SPIISO pin is tristated. Commands can be written into and data read from the MachXO2 when SN is asserted. The MachXO2 SSPI port only accepts Mode 0 bus transactions to the Configuration Logic.



**Figure 6.3. Slave SPI Configuration Mode**

The SSPI port is active when the MachXO2 is in Feature Row HW Default Mode state (that is, blank/erased). Diamond’s default preference for the SLAVE\_SPI\_PORT is to DISABLE the port. Use the Spreadsheet View to ENABLE the SLAVE\_SPI\_PORT preference in your design to keep the SSPI port active in user mode. Lattice recommends you keep a secondary programming port active in the event the SSPI port is accidentally disabled.

The SSPI port is used to erase, program, and verify the Configuration Flash, User Flash Memory, and the Feature Row. It is not capable of directly accessing the configuration SRAM. To prevent unintentional erasure of the Feature Row, it is recommended the SSPI port be used to perform transparent updates of the Flash memory. The SSPI port can issue a REFRESH command to make a newly programmed image active. The REFRESH command can be safely used when the MachXO2 is using External or Dual Boot configuration mode because the REFRESH operation does not begin until SN is deasserted.

Programming the MachXO2 using the SSPI port is complex. Lattice provides C source code called SSPIEmbedded to insulate you from the complexity of programming the MachXO2. It is recommended that SSPIEmbedded be used when you want to reprogram the MachXO2 Flash memory.

In addition to reprogramming the Flash memory the SSPI port can be used to access several status and control registers in the MachXO2. A list of the available commands and information about the registers is described in [Using User Flash Memory and Hardened Control Functions in MachXO2 Devices \(FPGA-TN-02162\)](#). Accessing the status registers is less complex and does not require the use of the SSPIEmbedded code.

## 6.5. I<sup>2</sup>C Configuration Mode


The MachXO2 has an I<sup>2</sup>C Configuration port for use in accessing the configuration logic. An I<sup>2</sup>C master can communicate to the configuration logic using 10-bit or 7-bit addressing modes. The I<sup>2</sup>C SCL input can accept a clock frequency up to 400 kHz. You can reprogram the Configuration Flash, UFM and Feature Row, and access status/control registers within the configuration logic block. Reprogramming the Flash memories can be done either offline or in transparent operations. You cannot directly update the configuration SRAM. It is necessary to send a REFRESH command after reprogramming the Flash memory in order for the configuration SRAM to be updated.

**Note:** When programming the device flash through the I2C port, ensure that no other I2C target device on the same bus interrupts the transaction. Interruptions can cause programming failure.

**Table 6.4. I<sup>2</sup>C Port Pins**

Pin Name	Description
SCL	I <sup>2</sup> C bus clock
SDA	I <sup>2</sup> C bus data line

The I<sup>2</sup>C Configuration port is available when the MachXO2 is in Feature Row HW Default Mode state (that is, blank/erased). The default state set for the I2C\_PORT in the Diamond design software is to place the I2C\_PORT in the DISABLE state. You must make sure the I2C\_PORT is set to the ENABLE state to leave the I<sup>2</sup>C interface active in user mode. Lattice recommends making a second configuration port available (such as JTAG) in order to recover from erroneously disabling the I<sup>2</sup>C port.



**Figure 6.4. I<sup>2</sup>C Configuration Logic**

There are two hardened I<sup>2</sup>C controllers in a MachXO2 device, a primary and a secondary. The primary controller provides an interface to the MachXO2 Configuration Logic, and access to Wishbone registers. Access to the Wishbone registers is referred to as User Mode I<sup>2</sup>C. The primary I<sup>2</sup>C controller is the only one that permits access to the Configuration Logic. The Secondary I<sup>2</sup>C controller is always a User Mode I<sup>2</sup>C controller.

When the MachXO2 is in Feature Row HW Default Mode state the I<sup>2</sup>C port is enabled, and you may interact with the primary I<sup>2</sup>C controller. Whenever the I<sup>2</sup>C port is enabled access to the Configuration Logic is possible. Instantiate the Embedded Function Block (EFB) to enable I<sup>2</sup>C port access to the Configuration Logic in User Mode. Moreover, when instantiated, the EFB *wb\_clk\_i* input must be connected to a valid clock source of at least 7.5x the I<sup>2</sup>C bus rate (for example, >3.0 MHz when I<sup>2</sup>C rate = 400 kHz).

The Primary I<sup>2</sup>C controller provides access to the Configuration Logic when:

- The MachXO2 is in Feature Row HW Default Mode state
- The EFB is instantiated with *wb\_clk\_i* input connected to a valid clock source of at least 7.5x the I<sup>2</sup>C bus rate, and the I<sup>2</sup>C port pins are in the ENABLE state
- To enable the I<sup>2</sup>C pin ports, declare two bidirectional ports, e.g., "SCL", & "SDA", in your top module, and connect these ports to EFB's I<sup>2</sup>C ports. The device will continue to operate on the I<sup>2</sup>C port when programmed with the resulting bitstream. This allows the user to reprogram the device via I<sup>2</sup>C, even in user mode.

An external I<sup>2</sup>C master accesses the Configuration Logic using address 1000000 (7-bit mode) or 1111000000 (10-bit mode) unless the EFB I<sup>2</sup>C base address has been modified. Use IPexpress, not Spreadsheet View, to modify the address to which the Primary and Secondary I<sup>2</sup>C controllers respond. It is necessary to instantiate the EFB in order to change the address. The address is shared by the Primary and Secondary I<sup>2</sup>C controllers.

Table 6.5 shows the address decoding used to access the I<sup>2</sup>C resources in the MachXO2.

**Table 6.5. Slave Addresses for I<sup>2</sup>C Ports<sup>1</sup>**

Slave Address	I <sup>2</sup> C Function
yyyxxxx00	Primary I <sup>2</sup> C Controller Configuration Logic address. Always responds to 7-bit or 10-bit addresses.
yyyxxxx01	User Mode Primary I <sup>2</sup> C Controller address.
yyyxxxx10	User Mode Secondary I <sup>2</sup> C Controller address.
yyyxxxx11	Primary I <sup>2</sup> C Configuration Logic Reset. Always responds to 7-bit or 10-bit addresses.

**Notes:**

1. Although there are eight possible combinations of the reserved address bits 1111 XXX, only the four combinations 1111 0XX are used for 10-bit addressing. The remaining four combinations 1111 1XX are reserved for future I<sup>2</sup>C-bus enhancements.
2. The Slave I<sup>2</sup>C addresses will ACK under all circumstances even if not all ports are configured to be active by the user.


The Primary I<sup>2</sup>C core can be used for accessing the User Flash Memory (UFM) and for programming the Configuration Flash. However, the Primary I<sup>2</sup>C port cannot be used for both UFM/Configuration access and User functions in the same design. The operation of the User Mode Primary and User Mode Secondary I<sup>2</sup>C controllers is described in [Using User Flash Memory and Hardened Control Functions in MachXO2 Devices \(FPGA-TN-02162\)](#). Interacting with these I<sup>2</sup>C slave devices is not covered in this document.

The fourth I<sup>2</sup>C resource in the MachXO2 is located at offset 3. In some instances, an I<sup>2</sup>C memory transaction to the configuration logic may be interrupted or abandoned. It is possible for a command to be accepted by the configuration logic that causes the configuration logic to respond with data. In the event that the I<sup>2</sup>C memory transaction is interrupted or abandoned, the configuration logic continues to return the queued data. New incoming I<sup>2</sup>C commands may be considered padding bytes or may be misinterpreted. Clear this condition by writing any value to offset 3. The configuration logic command interpreter resets, any queued data is flushed, and subsequent I<sup>2</sup>C memory transactions to the Configuration Logic operates correctly.

When the device first boots up, the output of the receiver (Rx) first in first out (FIFO) buffer holds random data. A blind read operation returns this random data. If the random data resembles a valid command such as the refresh command (0x79), the device interprets this as an instruction and attempts to execute it. To prevent this, ensure that you send a valid read command before performing a read operation. Alternatively, you can clear the Rx FIFO by reading the device ID on the WISHBONE bus before sending any read command through the I<sup>2</sup>C bus. This sets the Rx FIFO output data to a benign value.

## 6.6. WISHBONE Configuration Mode

The MachXO2 can access the Configuration Flash, User Flash Memory, and the Feature Row from an internal WISHBONE bus. To use the WISHBONE bus, the Embedded Function Block must be inserted into your design. You design logic to interface to the EFB and then perform WISHBONE bus transactions to access resources attached to the configuration logic.



**Figure 6.5. WISHBONE Configuration Mode**

The MachXO2 must be in user mode in order to access the WISHBONE interface. Accessing and updating the resources made available by the configuration logic must be done in Transparent mode. Attempting accesses to the configuration logic in offline mode causes a deadlock because the MachXO2 leaves user mode.

You can get more detailed information about the MachXO2 WISHBONE interface by reading [Using User Flash Memory and Hardened Control Functions in MachXO2 Devices \(FPGA-TN-02162\)](#).

## 6.7. JTAG Mode

The JTAG port is the most flexible configuration and programming port available on the MachXO2. The JTAG provides:

- Offline Flash memory programming
- Transparent Flash memory programming
- Offline SRAM configuration
- Full access to the MachXO2 Configuration Logic
- Device chaining
- IEEE 1149.1 testability
- IEEE 1532 Compliant programming

The JTAG port is available when the MachXO2 is in Feature Row HW Default Mode state (that is, blank/erased). The port is enabled by default by Diamond 1.4. The MachXO2 JTAG port pins are not dedicated to performing the IEEE 1149.1 TAP function. The JTAG port may be recovered for use as general purpose I/O. See the sysCONFIG Pins section for details on recovering the JTAG port pins for use as general purpose I/O.

The MachXO2 JTAG port is a valuable asset due to its flexibility. It provides the best capabilities for system and device debug. Lattice recommends the JTAG port remain accessible in every MachXO2 design. Advantages for keeping the JTAG port active include:

- Multi-chain Architectures – The JTAG port is the only configuration and programming port that permits the MachXO2 to be combined in a chain of other programmable logic.
- Reveal Debug – The Lattice Reveal debug tool is an embeddable logic analyzer tool. It allows you to analyze the logic inside the MachXO2 in the same fashion as an external logic analyzer permits analysis of board level logic. Reveal access is only available through the MachXO2 JTAG port.
- SRAM Readback – The JTAG port is the only sysCONFIG port able to directly access the MachXO2’s configuration SRAM. It is occasionally necessary to perform failure analysis for SRAM based FPGAs. A key component to failure analysis can involve reading the configuration SRAM. This kind of failure analysis is lost when the JTAG port is not enabled.
- Boundary Scan Testability – Board level connectivity testing performed using IEEE 1149.1 JTAG is a key capability for assuring the quality of assembled printed-circuit-boards. Preserving the MachXO2 JTAG port is vital for

boundary scan testability. Lattice provides Boundary Scan Description Language files for the MachXO2 on the Lattice website.

### 6.7.1. JTAG Daisy Chain

A JTAG daisy chain is a configuration that allows multiple devices to be connected in series and accessed through a single JTAG interface. Key features of the JTAG daisy chain include:

- Single JTAG interface – The host programmer connects to the first device in the chain and communicates with all devices sequentially.
- Signal flow
  - TDI, TMS, and TCK signals are provided by the host.
  - TDO from each device is connected to the TDI of the next device in the chain.
- Power supply – All devices are powered by a common voltage source, typically 1.8 V, 2.5 V, or 3.3 V.
- Pull-up/down resistors – Used on clock, control, and data lines such as TDI, TMS, TDO, and TCK to ensure stable logic levels and prevent floating inputs or outputs.

The advantages of the JTAG daisy chain include:

- Efficiency – Enables programming or testing of multiple devices without needing separate JTAG interfaces.
- Scalability – Easily extendable by adding more devices to the chain.
- Simplified design – Reduces the number of required pins and simplifies PCB layout.

Figure 6.6 shows a typical implementation of a JTAG daisy chain with three devices. Data passes from one device to the next through the TDO and TDI pins.





Figure 6.6. JTAG Daisy Chain Example


### 6.8. TransFR Operation

The MachXO2, like other Lattice FPGAs, provides for the TransFR™ capability. TransFR is described in [Minimizing System Interruption During Configuration Using TransFR Technology \(FPGA-TN-02025-37\)](#). The following is an example of how you can update bitstream in MachXO2 by using the TransFR feature.



**Figure 6.7. Bitstream Update Using TransFR**

The example assumes that you have the golden image stored in Flash in order to initiate the system, and then used SPI PROM as a resource for image updates without disturbing the system. Figure 6.8 shows the process flow for performing this task.



**Notes:**

1. User can use operations such as “SPI Flash Background Erase, Program, Verify” for this.
2. User can use operations such as “XFlash Program Feature Rows” for this.
3. User can use operations like “XFlash TransFR” for this.
4. If new image failed to config MachXO2, the golden image in Flash will still config MachXO2, so system will still be running with original image.
5. Feature Row only needs to be programmed if changes need to be made, for instance, disable or enable JTAG, Slave Port. If no changes need to be made, please skip this step.
6. This step is optional.

**Figure 6.8. Example Process Flow**

Caution when using the above process flow:

Since a Global Reset is triggered during device wake-up after Refresh instruction is issued, attention needs to be given in designing I/O with following conditions:

- Register output pins
- Impact on the system board level when value changes (may shut off the board, for instance)
- Register is set/reset by global reset

For the I/O in the example above, the state of the I/O is not changed during the TransFR refresh, but may change once the device gets into user mode right after the TransFR refresh. Following are design tips to avoid this:

- For critical I/O, try not to use global reset.
- For critical I/O, if you have to use global reset, try to use the set/reset option so that when GSR occurs, the state of the I/O pin does not trigger a system crash.

## 7. Software Selectable Options

The operation of the MachXO2 configuration logic is managed by options selected in the Diamond design software. Other FPGAs provide dedicated I/O pins to select the configuration mode. The MachXO2 uses the non-volatile Feature Row to select how it is configured. The Feature Row's default state needs to be modified in almost every design. You use the Diamond Spreadsheet View to make the changes to the operation of the MachXO2 Feature Row which alters the operation of the configuration logic.

The configuration logic preferences are accessed using Spreadsheet View. Click on the Global Preferences tab, and look for the sysCONFIG tree. The sysCONFIG section is shown in [Figure 7.1](#). The sysCONFIG preferences are divided into three categories:

- Configuration mode and port related
- Bitstream generation related
- Security related

Preference Name	Preference Value
Junction Temperature (Tj)(C)	85.000
Voltage (V)	1.140
SYSTEM_JITTER(ns)	Default
<b>Block Path</b>	
Block Asynchpaths	ON
Block Resetpaths	ON
Block RD During WR Paths	OFF
Block InterClock Domain Paths	OFF
Block Jitter	OFF
<b>sysConfig</b>	
SDM_PORT	DISABLE
SLAVE_SPI_PORT	DISABLE
I2C_PORT	DISABLE
MASTER_SPI_PORT	DISABLE
COMPRESS_CONFIG	ON
CONFIGURATION	CFG
MY_ASSP	OFF
ONE_TIME_PROGRAM	OFF
CONFIG_SECURE	OFF
MCCLK_FREQ	2.08
JTAG_PORT	ENABLE
ENABLE_TRANSFR	DISABLE
SHAREDEBRINIT	DISABLE
MUX_CONFIGURATION_PORTS	DISABLE

Figure 7.1. sysCONFIG Preferences in Global Preferences Tab, Diamond Spreadsheet View

## 7.1. Configuration Mode and Port Options

The configuration and port options allow you to decide which configuration ports continue to operate after the MachXO2 device is in user mode. You can also control the availability of status pins, as well as the speed at which configuration data is read from an external PROM. The selections made here are saved in the Feature Row and remain in effect until the Feature Row is erased. The only exception is the MCCLK\_FREQ parameter, which is stored in the configuration data.

The configuration and port options can be used in any combination.

**Table 7.1. Configuration Mode/Port Options**

Option Name	Default Setting	All Settings
JTAG_PORT	ENABLE	DISABLE, ENABLE
SLAVE_SPI_PORT	DISABLE	DISABLE, ENABLE
MASTER_SPI_PORT	DISABLE	DISABLE, ENABLE, EFB_USR
I2C_PORT	DISABLE	DISABLE, ENABLE
SDM_PORT <sup>1,2</sup>	DISABLE	DISABLE, PROGRAMN, DONE, INITN, PROGRAMN_DONE, PROGRAMN_DONE_INITN
MCCLK_FREQ	2.08	See description in <a href="#">MCCLK Frequency</a> section
ENABLE_TRANSFR	DISABLE	DISABLE, ENABLE

**Notes:**

1. The default for SDM\_PORT was PROGRAMN in ispLEVER 8.1 SP1 and Diamond 1.1.
2. The 32 QFN package does not have an INITN pin. Because of this, the option SDM\_PORT = PROGRAMN\_DONE\_INITN and INITN are not available.

### 7.1.1. JTAG Port

The JTAG\_PORT preference allows you to decide how the JTAG configuration port pins operate when the MachXO2 device is in user mode. There are two states the JTAG\_PORT can be set to:

- ENABLE – In this mode, the JTAG I/O are dedicated and provide an IEEE 1149.1 JTAG interface.
- DISABLE – In this mode, the JTAG I/O pins are controlled dynamically using the JTAGENB pin.

The JTAGENB pin is only available when the JTAG\_PORT is in the DISABLE state. JTAGENB, when asserted high, makes the four JTAG I/O act as an IEEE 1149.1 JTAG port. JTAGENB driven low causes the four I/O to be available for use as general purpose I/O.

Lattice recommends designing so that the JTAG port can be accessed in the event reprogramming the MachXO2 disables your primary configuration port.

### 7.1.2. Slave SPI Port

The SLAVE\_SPI\_PORT allows you to preserve the Slave SPI configuration port after the MachXO2 device enters user mode. There are two states to which the SLAVE\_SPI\_PORT preference can be set:

- ENABLE – This setting preserves the SPI port I/O when the MachXO2 device is in user mode. When the pins are preserved, an external SPI master controller can interact with the configuration logic. The preference also prevents you from over-assigning I/O to the port pins.
- DISABLE – This setting disconnects the SPI port pins from the configuration logic. By itself it does not make the port pins general purpose I/O. Both the SLAVE\_SPI\_PORT and MASTER\_SPI\_PORT must be in the DISABLE state for the SPI port pins to be general purpose I/O.

The SLAVE\_SPI\_PORT can be enabled at the same time as the MASTER\_SPI\_PORT. It is necessary to guarantee that the internal SPI master controller not perform SPI transactions at the same time as an external SPI master. It is your responsibility to prevent two SPI masters from operating simultaneously.

### 7.1.3. Master SPI Port

The MASTER\_SPI\_PORT allows you to preserve the SPI configuration port after the MachXO2 device enters user mode. There are three states to which the MASTER\_SPI\_PORT preference can be set:

- **ENABLE** – This setting preserves the SPI port I/O when the MachXO2 is in user mode. This preference makes External or Dual Boot configuration modes active. Using this preference in combination with CONFIGURATION = EXTERNAL enables external boot mode. This preference in combination with CFG, CFG\_EBRUFM, CFGUFM enables Dual Boot mode. After entering user mode, the SPI controller in the EFB has access to the SPI port for performing SPI bus transactions. The preference also prevents you from over-assigning I/O to the port pins.
- **EFB\_USER** – This setting preserves the SPI port I/O when the MachXO2 is in user mode. After entering user mode, the SPI controller in the EFB has access to the SPI port for performing SPI bus transactions. The preference also prevents you from over-assigning I/O to the port pins.
- **DISABLE** – This setting disconnects the SPI port pins from the configuration logic. By itself it does not make the port pins general purpose I/O. Both the SLAVE\_SPI\_PORT and MASTER\_SPI\_PORT must be in the DISABLE state for the SPI port pins to be general purpose I/O.

The MASTER\_SPI\_PORT can be enabled at the same time as the SLAVE\_SPI\_PORT. It is necessary to guarantee that the internal SPI Master controller not perform SPI transactions at the same time as an external SPI Master. It is your responsibility to prevent two SPI masters from operating simultaneously.

### 7.1.4. I<sup>2</sup>C Port

The I<sup>2</sup>C\_PORT allows you to preserve the I<sup>2</sup>C configuration port after the MachXO2 device enters user mode. There are two states to which the I2C\_PORT preference can be set:

- **ENABLE** – This setting preserves the I<sup>2</sup>C port I/O when the MachXO2 is in user mode. When the pins are preserved and the EFB is instantiated with *wb\_clk\_i* input connected to a valid clock source of at least 7.5x the I<sup>2</sup>C bus rate, an external I<sup>2</sup>C Master controller can interact with the configuration logic. The preference also prevents you from over-assigning I/O to the port pins.
- **DISABLE** – This setting disconnects the I<sup>2</sup>C port pins from the configuration logic. The port pins become general purpose I/O.

In order to use the primary and secondary I<sup>2</sup>C controllers in the EFB, the I2C\_PORT must be in the ENABLE state.

### 7.1.5. SDM Port

The SDM\_PORT allows you to select the programming status pins. The SDM\_PORT setting takes effect during the device initialization phase and remains in effect after the device enters user mode. There are six states to which the SDM\_PORT preference can be set:

- **DISABLE** – This setting causes the PROGRAMN, DONE, and INITN status pins to become general purpose I/O.
- **PROGRAMN** – This setting preserves the PROGRAMN pin when the MachXO2 device is in user mode. Asserting this pin active low causes the MachXO2 device to reconfigure. The DONE and INITN pins are general purpose I/O.
- **DONE** – This setting preserves the DONE pin when the MachXO2 device is in user mode. The PROGRAMN and INITN pins are general purpose I/O.
- **INITN** – This setting preserves the DONE pin when the MachXO2 device is in user mode. The PROGRAMN and DONE pins are general purpose I/O.
- **PROGRAMN\_DONE** – This setting preserves the PROGRAMN and DONE pins when the MachXO2 device enters user mode. INITN is a general purpose I/O.
- **PROGRAMN\_DONE\_INITN** – This setting preserves PROGRAM, DONE, and INITN in user mode.

Lattice recommends setting the SDM\_PORT to PROGRAMN when using Master SPI or Dual Boot Configuration Modes. The PROGRAMN pin is the only way to perform a *warm* reconfiguration of the MachXO2 device, unless another configuration port is available to transmit a REFRESH command.

### 7.1.6. MCCLK Frequency

The MCLK\_FREQ preference allows you to alter the MCLK frequency used to retrieve data from an external SPI Flash when using EXTERNAL or Dual Boot configuration modes. The MachXO2 uses a nominal 2.08MHz (+/- 5.5%) clock frequency to begin retrieving data from the external SPI Flash. The MCLK\_FREQ value is stored in the incoming configuration data. It is not stored in the Feature Row. The MachXO2 device reads a series of padding bits, a *start of data* word (0xBDB3) and a control register value. The control register contains the new MCLK\_FREQ value. The MachXO2 switches to the new clock frequency shortly after receiving the MCLK\_FREQ value. The MCLK\_FREQ has a range of possible frequencies available from 2.08 MHz up to 133 MHz (see [Table 5.11](#)). Make sure not to exceed the maximum clock rate of your SPI Flash, or of your printed circuit board.

Lattice recommends having a back-up configuration port available in the event you specify a clock frequency that is out of specification.

### 7.1.7. ENABLE\_TRANSFR

The TransFR function used by the MachXO2 requires the configuration data loaded into the configuration SRAM, and any future configuration data file loaded into the internal Flash memory have the ENABLE\_TRANSFR set to the ENABLE state. See the TransFR Operation section, and [Minimizing System Interruption During Configuration Using TransFR Technology \(FPGA-TN-02025-37\)](#) for more information about using TransFR with the MachXO2.

## 7.2. Bitstream Generation Options

The Bitstream Generation options allow you to decide how the Diamond development tools create the configuration data for the MachXO2 device. The CONFIGURATION, USERCODE, CUSTOM\_IDCODE, and SHAREDEBRINIT settings are saved in the Feature Row and remain in effect until the Feature Row is erased. The other options allow you to control the JEDEC and BIT files that are generated by Diamond.

### 7.2.1. COMPRESS\_CONFIG

The COMPRESS\_CONFIG preference alters the way JEDEC and BIT files are generated. The COMPRESS\_CONFIG default setting is to be ON.

JEDEC files, when they are built, are always compressed. The configuration time is slightly reduced when reading configuration data from the external PROM and the Diamond tool creates a JEDEC file you can program into the internal Flash memory.

### 7.2.2. CONFIGURATION

The CONFIGURATION preference allows you to control the Configuration Flash and UFM sectors. The CONFIGURATION preference has four possible settings:

- **CFG** – The CFG preference is the default mode for building configuration data. The configuration bitstream is stored in the Configuration Flash and is not permitted to overflow into the UFM sector. The configuration data includes EBR initialization data. The UFM sector is available for your use as general purpose Flash memory in user mode.
- **CFG\_EBRUFM** – This preference creates configuration data that is stored in the Configuration Flash. EBR initialization data is stored in the lowest page addresses of the UFM sector. The UFM sector is available in user mode. You must restore the EBR initialization data when making changes to the UFM to guarantee correct operation.
- **CFGUFM** – This preference creates configuration data that is stored in the Configuration Flash. This mode differs from CFG by allowing the configuration data to overflow into the UFM. The configuration data increases in size as EBR initialization data is added to the design.
- **EXTERNAL** – This preference generates configuration data that is stored in an external memory. The UFM sector is available as general purpose Flash memory in user mode.

The CONFIGURATION preference defaults to the CFG state in the current release of the Diamond software. The Diamond design software only generates JEDEC files when your entire design fits within the Configuration Flash memory. The UFM is guaranteed to be available when the MachXO2 device enters user mode.

In the event the configuration data does not fit in the Configuration Flash memory, try using the CFG\_EBRUFM preference. This preference works well if your design has a significant amount of initialized EBR, and you still want access to UFM pages to store data. Depending on the amount of initialized EBR the UFM may still have sufficient space available for storing your data.

Use the CFGUFM option when the Configuration Flash is not large enough to store the configuration data, and you do not need to use UFM for storing your own data. It is possible, in rare instances, for the size of the configuration data to exceed the combined space of the Configuration Flash and UFM.

Use the EXTERNAL preference to build configuration data for use with Master SPI Configuration Mode. When the configuration data exceeds the combined space available in the Configuration Flash and UFM it is necessary to switch to EXTERNAL mode. EXTERNAL mode does not use any Configuration Flash or UFM resources. The UFM is available for your use in user mode.

The MachXO2-256 device does not contain any UFM. The only configuration options available to this device are the CFG and EXTERNAL modes.

### 7.2.3. USERCODE

The MachXO2 Configuration Flash sector contains a 32-bit register for storing a user-defined value. The default value stored in the register is 0x00000000. Using the USERCODE preference you can assign any value to the register you desire. Suggested uses include the configuration data version number, a manufacturing ID code, date of assembly, or the JEDEC file checksum.

The format of the USERCODE field is controlled using the USERCODE\_FORMAT preference. Data entry can be performed in either Binary, Hex, or ASCII formats.

### 7.2.4. USERCODE\_FORMAT

The USERCODE\_FORMAT preference selects the format for the data field used to assign a value in the USERCODE preference. The USERCODE\_FORMAT has three options:

- Binary – USERCODE is set using 32 1 or 0 characters.
- Hex – USERCODE is set using eight hexadecimal digits (that is 0-9A-F)
- ASCII – USERCODE is set using up to four ASCII characters

### 7.2.5. CUSTOM\_IDCODE

The CUSTOM\_IDCODE preference is used to assign a 32-bit register that resides in the Feature Row. The CUSTOM\_IDCODE field is only active when the MY\_ASSP preference is in the ON state. The value assigned can be entered in binary or hexadecimal, according to the CUSTOM\_IDCODE\_FORMAT preference. See the MY\_ASSP section for more information about how to assign a value to the CUSTOM\_IDCODE preference.

### 7.2.6. CUSTOM\_IDCODE\_FORMAT

The CUSTOM\_IDCODE\_FORMAT preference selects the format for the data field used to assign a value in the CUSTOM\_IDCODE preference. The CUSTOM\_IDCODE\_FORMAT has two options:

- Binary – CUSTOM\_IDCODE is set using 32 1 or 0 characters.
- Hex – CUSTOM\_IDCODE is set using eight hexadecimal digits (that is 0-9A-F)

### 7.2.7. SHAREDEBRINIT

When set to ENABLE, this preference allows one copy of a unique memory initialization file to be stored in the Flash memory. This copy of the initialization values can be shared among multiple EBRs. Doing so reduces the bitstream size of the design and saves UFM space for other applications.

### 7.2.8. MUX\_CONFIGURATION\_PORTS

The MUX\_CONFIGURATION\_PORTS is used in the event that all configuration ports are disabled. Disabling all of the available configuration ports turns the MachXO2 into a *write one time* device. MUX\_CONFIGURATION\_PORTS confirms the removal of all configuration ports. The control is only active when all of the configuration ports are set to the ENABLE state. MUX\_CONFIGURATION\_PORTS set to the ENABLE state enables the JTAGENB input pin, permitting the JTAG port pins to be multiplexed. Setting MUX\_CONFIGURATION\_PORTS to the ENABLE state causes the Diamond build tools to honor the removal of all configuration ports. If the JTAGENB input pin is hard connected to GND on the PCB, this allows the MachXO2 to become a *write one time* device. In other application scenarios, you can control the JTAGENB to provide dynamic selection between the JTAG port and GPIO.

## 7.3. Security Options

The Security Options allow you to select from a range of options for tracking or securing the MachXO2 device. [Table 7.2](#) provides a summary of these options.

**Table 7.2. Security Options**

Option Name	Default Setting	All Settings
TRACEID	<all zero>	8-bit arbitrary
MY_ASSP	OFF	OFF, ON
CONFIG_SECURE	OFF	OFF, ON
ONE_TIME_PROGRAM	OFF	OFF, FLASH, FLASH_UFM, FLASH_UFM_SRAM

### 7.3.1. TRACEID

The MachXO2 introduces a new feature called TraceID. TraceID stamps each MachXO2 with a unique 64-bit ID. No two MachXO2 devices has the same TraceID value even when they are loaded with the same configuration data. This differs from a USERCODE which is present in the configuration data. Every device that receives the configuration data using a USERCODE receives the same USERCODE value.

The TraceID is 64 bits long with the least significant 56 bits being immutable data. The 56 bits are a combination of the wafer lot, the wafer number and the X/Y coordinates locating the die on the wafer. The most significant eight bits are provided by you and are stored in the Feature Row. The TraceID is changed using the Diamond Spreadsheet View. You enter a unique 8-bit binary value in the TraceID field and generate configuration data.

You can read more about the TraceID feature in [Using TraceID in MachXO2 Devices \(FPGA-TN-02027-1.8\)](#).

### 7.3.2. MY\_ASSP

Every Lattice device has its own identification code identifying the device family, device density, and other parameters (such as voltage, device stepping, and others.). The code is accessible from any MachXO2 configuration port. The value stored in the IDCODE register allows you to uniquely identify a Lattice device.

The MY\_ASSP preference permits you to change the value returned when the IDCODE is read from the FPGA. Set the MY\_ASSP preference to the ON state. Turning the MY\_ASSP ON enables the CUSTOM\_IDCODE preference.

### 7.3.3. CUSTOM\_IDCODE

The CUSTOM\_IDCODE is the value you assign to override the default IDCODE in the MachXO2 device. You are only allowed to enter a 32-bit hexadecimal or binary value when the MY\_ASSP preference is ON.

Overriding the IDCODE prevents the Lattice programming software from being able to identify the MachXO2 device, and as a result, prevents Programmer from being able to directly program the MachXO2 device. It is necessary to migrate to generating Serial Vector Format (SVF) files in order to program MY\_ASSP enabled MachXO2 devices.

### 7.3.4. CONFIG\_SECURE

When this preference is set to ON, the read-back of the SRAM memory and the Flash memory are blocked using any of the sysCONFIG ports (JTAG, SPI, I<sup>2</sup>C, WISHBONE). Note that all other functions using sysCONFIG ports (JTAG, SPI, I<sup>2</sup>C, WISHBONE) are operational except read-back as mentioned earlier.

In MachXO2 devices, the read-back is also blocked if UFM contains overflow configuration data. The MachXO2 device cannot be read back, nor can it be programmed without erasing. The device must be erased in order to reset the security setting. The CONFIG\_SECURE fuse and the Flash are erased in tandem. Once the security fuses are reset, the device can be programmed again.

### 7.3.5. ONE\_TIME\_PROGRAM

The MachXO2 has One Time Programmable (OTP) fuses that can be used to prevent the on-chip memory from being erased or programmed. The MachXO2 device has three OTP security fuses, one for each of the following memory sectors: SRAM, Configuration Flash, and UFM. This preference provides options to set the OTP security for each memory sector.

- FLASH – The Configuration Flash cannot be erased or programmed.
- FLASH\_UFM – The Configuration Flash and UFM cannot be erased or programmed.
- FLASH\_UFM\_SRAM – The Configuration Flash, UFM, and SRAM cannot be erased or programmed.

Once the ONE\_TIME\_PROGRAM preference is set for the Flash memory, the on-chip Flash memory cannot be erased or programmed. The configuration data is prevented from further modification, but the SDM mode can still be used to configure the device.

When the ONE\_TIME\_PROGRAM preference is set for the FLASH\_UFM\_SRAM memory, the device acts like an ASIC. You are no longer able to reprogram the internal Flash or UFM, and the SRAM cannot be changed from the JTAG port. Configuration of SRAM from on-chip Flash memory or external SPI Flash is still enabled.

## 8. Device Wake-up Sequence

When configuration is complete (the SRAM has been loaded), the device wakes up in a predictable fashion. If the MachXO2 device is the only device in the chain, or the last device in a chain, the wake-up process should be initiated by the completion of configuration. Once configuration is complete, the internal DONE bit is set and then the wake-up process begins. Figure 8.1 shows the wake-up sequence using the internal clock.




Figure 8.1. Wake-up Sequence Using Internal Clock

### 8.1. Wake-up Signals

Three internal signals, GSR, GWDIS, and GOE, determine the wake-up sequence.

- When low, GOE prevents the device's I/O buffers from driving the pins. The GOE only controls output pins. Once the internal DONE is asserted the MachXO2 responds to input data.
- GSR is used to set and reset the core of the device. GSR is asserted (low) during configuration and de-asserted (high) in the wake-up sequence.
- When the GWDIS signal is low it safeguards the integrity of the RAM Blocks and LUTs in the device. This signal is low before the device wakes up. This control signal does not control the primary input pin to the device but controls specific control ports of EBR and LUTs.
- When high, the DONE pin indicates that configuration is complete and that no errors were detected.

### 8.2. Wake-up Clock Selection

The clock source used to complete the four state transitions in the wake-up sequence is user-selectable. Once the MachXO2 is configured, it enters the wake-up state, which is the transition between the configuration mode and user mode. This sequence is synchronized to a clock source, which defaults to MCLK/CCLK when sysCONFIG is used, or TCK when JTAG is used.

You can change the clock used by instantiating the START macro in your Verilog or VHDL. The clock must be supplied on an external input pin, because the MachXO2 does not begin internal operations until the Wake-up sequence is complete. There is no external indication the device is ready to perform the last four state transitions. You must either provide a free running clock frequency, or you must wait until the device is guaranteed to be ready to wake up. Using the START macro provides another mechanism for holding off configuring one or more programmable devices and then starting them synchronously.

**Verilog**

```
module START (STARTCLK);  
input STARTCLK;  
endmodule  
  
START u1 (.STARTCLK(<clock_name>)) /* synthesis syn_noprune=1 */;
```

**VHDL**

```
COMPONENT START  
PORT (  
STARTCLK : IN STD_ULOGIC  
);  
END COMPONENT;  
attribute syn_noprune: boolean ;  
attribute syn_noprune of START: component is true;  
  
begin  
u1: START port map (STARTCLK =><clock name>);
```

## 9. Advanced Configuration Information

### 9.1. Flash Programming

The MachXO2’s internal Flash memory is the heart of the FPGA’s configuration system. It is flexible, allowing you to store the FPGA’s configuration data, as well as storing design specific data in the User Flash Memory. It is also a resource that uses a precise erase and programming sequence. Lattice provides several methods for programming the MachXO2 Flash memory:

- JTAG or Slave SPI programming
- VMEmbedded – C source for use with an embedded microprocessor controlling the JTAG port.
- SSPIEmbedded – C source for use with an embedded microprocessor controlling the SSPI port.
- Custom: The information in this section, and information from [Using User Flash Memory and Hardened Control Functions in MachXO2 Devices Reference Guide \(FPGA-TN-02163\)](#), permits creation of a custom solution.

The Flash memory space can be accessed by the JTAG port, I<sup>2</sup>C port, SPI port, or through the WISHBONE bus. These configuration ports may use offline or transparent programming modes to erase, program, and verify the MachXO2 Flash memory resources. The WISHBONE interface is only permitted to use transparent programming operations. The sequence and timing of the commands presented to the Configuration Logic are identical across all of the configuration ports. There are slight differences due to communication protocol standards when transmitting commands and data. The command and timing flow common to all configuration ports is described first. Protocol variances are described afterward.

Each MachXO2 contains a certain quantity of Configuration Flash memory and User Flash Memory. The amount of memory depends on the device density of the MachXO2. [Figure 9.2](#) shows the number of Flash memory pages available for each MachXO2 device density. Each page represents 128 bits of data.

**Table 9.1. Number of Pages of Flash Memory for the MachXO2 Family**

MachXO2 Device Density	Configuration Flash (Pages)	UFM (Pages)	CFG + UFM Bridged <sup>1</sup> (Usable Pages)
7000	9,211	2,046	11,257
4000, 2000U	5,758	767	6,525
2000, 1200U	3,198	639	3,837
1200, 640U	2,175	511	2,686
640	1,151	191	1,342
256	575	0	575

**Note:**

1. Usable CFG+UFM (CONFIGURATION = CFGUFM) page count may be less than the actual bitstream size due to device limitations.

## 9.2. MachXO2 JEDEC File Format

All Lattice non-volatile devices support JEDEC files. Utilities are available in the Deployment Tool software for converting the JEDEC file into other programming file formats, such as STAPL, SVF, or bitstream (hex or binary). The relevant detail about the JEDEC file is provided in the table below for completeness.

**Table 9.2. MachXO2 JEDEC File Format**

JEDEC Field	Syntax	Description
Don't Care	My design	Characters appearing before the ^B character are don't care. All character sets or internal language can be used here except ^B.
Start-of-text	^B	^B (Control-B 0x02) marks the beginning of the JEDEC file. Only ASCII characters are legal after ^B. The character <sup>1</sup> is the delimiter to mark the ending of a JEDEC field. The CR and LF are treated as regular white spaces and have no delimiter function in a JEDEC file.
Header	My design	The first field is the header, which does not have an identifier to indicate its start. Only ASCII characters are legal after ^B. The header is terminated by an asterisk character <sup>1</sup> .
Field Terminator	<sup>1</sup>	Each field in the JEDEC file is terminated with an asterisk.
Note (Comment)	NOTE my design	The key word N marks the beginning of the comment. It can appear anywhere in the JEDEC file. Lattice's JEDEC files add <i>OFE</i> to the N key word to make it a more meaningful word NOTE.
Fuse Count	QF3627736	The key word QF identifies the total real fuse count of the device <sup>1</sup> .
Default Fuse State	F0 or F1	The key word F identifies the fuse state of those fuses not included in the link field. F0 = fill them with zeros (0), F1 = fill them with ones (1). It is defined for the purpose of reducing JEDEC file size. It has no meaning in Lattice's JEDEC file. Lattice recommends using compression to reduce file size instead.
Security Setting	G0 or G1	JEDEC standard defines G<0,1> to program security <0=no, 1=yes>
OTP and Security Setting	G0, G1, G2, or G3	Lattice enhances the G field to cover OTP fuse programming as well. G<0=both no, 1=only security yes, 2=only OTP yes, 3=both yes>.
Link Field	L0000000 101011...100011 ..... 111111...101100 110 101011...100011 ..... 111111...101100 110 ..... ..... 101011...100011 ..... 111111...101100 110 <sup>1</sup> NOTE SED_CRC <sup>1</sup> L3627704 111111....111111 <sup>1</sup> CC1B9	<p>The keyword L identifies the first fuse address of the fuse pattern that follows after the white space. The number of digit shown following the L keyword must be the same as that on the QF field. In this example, QF3627736 has seven digits, thus L0000000 should have seven zeros. The fuse address traditionally starts counting from 0.</p> <p>The link field is the most critical portion of the JEDEC file where the programming pattern is stored. The programming data is written into this field in the manner mirroring exactly the fuse array layout of the silicon physically.</p> <p>Row address is written from top to bottom in ascending order: Top = Row 0, Bottom = Last Row.</p> <p>The column address is written from left to right in ascending order: Left most = bit 0, Right most = last bit.</p> <p>Row 0 is selected first by the INIT_ADDRESS command. The first bit to shift into the device is bit 0 for programming. The first to shift out from the device is also bit 0 when verify.</p> <p>The end of the Configuration Flash data is marked by <i>NOTE END CONFIG DATA</i> <sup>1</sup>. It is not necessary to program any page data containing all 0 values. UFM pages, if present in the JEDEC, are preceded by a <i>NOTE TAG DATA*</i> line. If the JEDEC file is encrypted, all the data in the link field are encrypted. The column size increases accordingly to include filler bits to make the column size packet (128-bit, or 16 bytes, per packet) bounded.</p>
Fuse Checksum	CC1B9	The checksum of all the fuses = Fuse count. The fuse state of all the fuses can be found from the Link field. If it is not specified in the link field, then use the Default Fuse State in their places.

JEDEC Field	Syntax	Description
U Field	UA Home	This is the place to store the 32-bit USERCODE. The 32-bit USERCODE can be expressed in UA = ASCII, UH = ASCII Hex, U = Binary. Lattice enhanced this field for storing the CRC value of encrypted JEDEC2.
E Field	EH 012..ABCDEF	JEDEC standard defines this field to hold the architecture fuses. Lattice uses this field to store the Feature Row and FEABITS. The Feature Row data is on the first line. The FEABITS values are on line 2.
End-of-text	^C	^C (CTLC) marks the ending of the JEDEC file.
Transmission Checksum	ABCD	This is the checksum of the whole file starting from ^B to ^C. All characters and white space, including the ^B and ^C, are included in the checksum calculation.

**Note:**


1. For encrypted JEDEC file, the first sixteen (16) bits of USERCODE is the CRC value calculated from of the row 0 only; the second sixteen (16) bits is the CRC value calculated from row 0 to the last row.




### 9.3. MachXO2 Flash Memory Programming Flow


The MachXO2 Flash memory erasure, and programming requires a specific set of steps and timing. The flowchart in this section describes the command sequences and the timing required for successful Flash programming. The commands and timing are common between all of the configuration ports. There are some minor variations in the protocol, but not the timing, based on the configuration port used. Exceptions are described in the configuration port specific sections.


**Note:**  
 To 'Check Device ID' over the I<sup>2</sup>C configuration port, the MachXO2 must be in Feature Row HW Default Mode state (that is, blank/erased), or in User Mode state with the EFB instantiated and with the EFB 'wb\_clk\_i' input connected to a valid clock source of at least 7.5x the I<sup>2</sup>C bus rate. If the EFB is not instantiated (not recommended), the I<sup>2</sup>C configuration port 'Check Device ID' readback data will be 0xFFFF. To temporarily work around this limitation, the 'Check Device ID' step can be omitted, or moved to after the 'Transmit Enable Configuration Interface (Transparent or Offline Mode) Command'.





Note: Do not use fixed delays for the Flash erase sequence















**Notes:**

To 'Read Status Register' over the I<sup>2</sup>C configuration port, the MachXO2 must have the EFB instantiated and with the EFB 'wb\_clk\_i' input connected to a valid clock source of at least 7.5x the I<sup>2</sup>C bus rate. If the EFB is not instantiated (not recommended), the I<sup>2</sup>C configuration port 'Read Status Register' readback data will be 0xFFFF. To temporarily workaround this limitation, the 'Transmit Read Status Register' step can be omitted.

Refresh is successful if Status Register BUSY bit = 0, DONE bit = 1, and Configuration Check Status bits = 000. See [Using Hardened Control Functions in MachXO3 Devices Reference Guide \(FPGA-TN-02064\)](#) for complete Read Status Register command details.



**Figure 9.2. MachXO2 Flash Memory Programming Flow**


## 9.4. MachXO2 Slave SPI/I<sup>2</sup>C SRAM Configuration Flow


MachXO2 Slave SPI/I<sup>2</sup>C SRAM configuration requires a specific set of steps and timing. The flow chart in this section describes the command sequences and the timing required for successful SSPI/I<sup>2</sup>C SRAM configuration.


Note:  
 ST -> I2C Start  
 SP -> I2C Stop  
 RE -> I2C Restart  
 SL -> SPI SN Low  
 SH -> SPI SN High


[1] Configuration Interface needs to be re-enabled for reading Status Register or Device ID after Disable command(0x26) is issued for I2C SRAM Configuration.


[2] Enable instruction (offline mode) is of 4 bytes for SPI i.e. C6000000











**Figure 9.3. MachXO2 Slave SPI/I<sup>2</sup>C SRAM Configuration Flow**

	FT Mode	Bypass Mode	SED Error	Invalid Command	ID Error	EXEC Error	BSE Error Code	SPIm Fail 1	Std Preamble	Encrypt Preamble	SDMEN	ASSP	UFM OTP	PwD Enable	Decrypt Only	FEA OTP	Fail Flag	Busy Flag	Read Enable	Write Enable	ISC Enable	DONE	Decrypt Enable	OTP	PwD Protect	TAG Active	CONFIG Target Selection	TRAM Mode
Default Val	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Values	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


**Figure 9.4. Status Register Value after Erase**


Expected value from SO: 0x00000000 with the MASK: 0x00003100  
 (bit 8-DONE = 0, bit 12-BUSY = 0, bit 13-FailFlag = 0)  
 Mask = 0 means don't care  
 Mask = 1 means care

	FT Mode	Bypass Mode	SED Error	Invalid Command	ID Error	EXEC Error	BSE Error Code	SPIm Fail 1	Std Preamble	Encrypt Preamble	SDMEN	ASSP	UFM OTP	PwD Enable	Decrypt Only	FEA OTP	Fail Flag	Busy Flag	Read Enable	Write Enable	ISC Enable	DONE	Decrypt Enable	OTP	PwD Protect	TAG Active	CONFIG Target Selection	TRAM Mode
Default Val	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Values	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

**Figure 9.5. Status Register Value After Program**

Expected value from SO: 0x00000100 with the MASK: 0x00003100 ☐  
 (bit 8-DONE = 1, bit 12-BUSY = 0, bit 13-FailFlag = 0)  
 Mask = 0 means don't care  
 Mask = 1 means care





**Figure 9.6. Slave SPI/I<sup>2</sup>C SRAM Read Status Register Flow**

## 9.5. MachXO2 Programming Commands

**Table 9.3. MachXO2 sysCONFIG Programming Commands**

Command Name [SVF Synonym]	Command	Operands	Write Data	Read Data	Notes
Read Device ID [IDCODE_PUB]	0xE0	00 00 00	N/A	YY YY YY YY	YY characters represent the device-specific ID code
Enable Configuration Interface (Transparent Mode) [ISC_ENABLE_X]	0x74	0Y 00 00 <sup>1</sup>	N/A	N/A	Enables the configuration logic for transparent SRAM read access or transparent flash programming access. Y identifies the memory type to access. <sup>1</sup> Bit    1        0 19    Flash    SRAM
Enable Configuration Interface (Offline Mode) [ISC_ENABLE]	0xC6	08 00 00 <sup>1</sup>	N/A	N/A	Enable the Configuration Logic for device programming in Offline mode. <sup>1</sup>
Read Busy Flag [LSC_CHECK_BUSY]	0xF0	00 00 00	N/A	YY	Bit    1        0 7     Busy     Ready
Read Status Register [LSC_READ_STATUS]	0x3C	00 00 00	N/A	YY YY YY YY	Bit    1        0 12    Busy     Ready 13    Fail     OK
Erase [ISC_ERASE]	0x0E	0Y 00 00	N/A	N/A	Y = Memory space to erase Y is a bitwise OR Bit    1=Enable 16     Erase SRAM 17     Erase Feature Row 18     Erase Configuration Flash 19     Erase UFM
Erase UFM [LSC_ERASE_TAG]	0xCB	00 00 00	N/A	N/A	Erase the UFM sector only.
Reset Configuration Flash Address [LSC_INIT_ADDRESS]	0x46	00 00 00	N/A	N/A	Set Page Address pointer to the beginning of the Configuration Flash sector.
Set Address [LSC_WRITE_ADDRESS]	0xB4	00 00 00	M0 00 PP PP	N/A	Set the Page Address pointer to the Flash page specified by the least significant 14 bits of the PP PP field. The 'M' field defines the Flash memory space to access. Field    0x0    0x4 M        Configuration Flash UFM
Program Page [LSC_PROG_INCR_NV]	0x70	00 00 01	YY * 16	N/A	Program one Flash page. Can be used to program the Configuration Flash, or UFM.
Reset UFM Address [LSC_INIT_ADDR_UFM]	0x47	00 00 00	N/A	N/A	Set the Page Address Pointer to the beginning of the UFM sector.
Program UFM Page [LSC_PROG_TAG]	0xC9	00 00 01	YY * 16	N/A	Program one UFM page.
Program USERCODE [ISC_PROGRAM_USERCODE]	0xC2	00 00 00	YY * 4	N/A	Program the USERCODE.
Read USERCODE [USERCODE]	0xC0	00 00 00	N/A	YY * 4	Retrieves the 32-bit USERCODE value.
Write Feature Row [LSC_PROG_FEATURE]	0xE4	00 00 00	YY * 8	N/A	Program the Feature Row bits.
Read Feature Row [LSC_READ_FEATURE]	0xE7	00 00 00	N/A	YY * 8	Retrieves the Feature Row bits.

Command Name [SVF Synonym]	Command	Operands	Write Data	Read Data	Notes
Write FEABITS [LSC_PROG_FEABITS]	0xF8	00 00 00	YY * 2	N/A	Program the FEABITS.
Read FEABITS [LSC_READ_FEABITS]	0xFB	00 00 00	N/A	YY * 2	Retrieves the FEABITS.
Read Flash [LSC_READ_INCR_NV]	0x73	M0 PP PP	N/A	See Reading Flash Pages section	Retrieves PPPP count pages. Only the least significant 14 bits of PP PP are used. The 'M' field must be set based on the configuration port being used to read the Flash memory. 0x0 I <sup>2</sup> C 0x0 or 0x1 JTAG/SSPI/WB
Read UFM Flash [LSC_READ_UFM]	0xCA	M0 PP PP	N/A	See Reading Flash Pages section	Retrieves PPPP count UFM pages. Only the least significant 14 bits of PP PP are used for the page count. The M field must be set based on the configuration port being used to read the UFM. 0x0 I <sup>2</sup> C 0x0 or 0x1 JTAG/SSPI/WB
Program DONE [ISC_PROGRAM_DONE]	0x5E	00 00 00	N/A	N/A	Program the DONE status bit enabling SDM.
Program OTP Fuses [LSC_PROG_OTP]	0xF9	00 00 00	UCFSUCFS	N/A	Makes the selected memory space One Time Programmable. Matching bits must be set in unison to activate the OTP feature. Bit 1 0 0, 4 SRAM OTP SRAM Writable 1, 5 Feature Row Feature Row OTP Writable 2, 6 CF OTP CF Writable 3, 7 UFM OTP UFM Writable
Read OTP Fuses [LSC_READ_OTP]	0xFA	00 00 00	N/A	UCFSUCFS	Read the state of the One Time Programmable fuses. Bit 1 0 0, 4 SRAM OTP SRAM Writable 1, 5 Feature Row Feature Row OTP Writable 2, 6 CF OTP CF Writable 3, 7 UFM OTP UFM Writable
Disable Configuration Interface [ISC_DISABLE]	0x26	00 00	N/A	N/A	Exit Offline or Transparent programming mode. ISC_DISABLE causes the MachXO2 to automatically reconfigure when leaving Offline programming mode. Thus, when leaving Offline programming mode, the Configuration SRAM must be explicitly cleared using ISC_ERASE (0x0E) prior to transmitting ISC_DISABLE. The recommended exit command from Offline programming mode is LSC_REFRESH (0x79), wherein ISC_ERASE and ISC_DISABLE are not

Command Name [SVF Synonym]	Command	Operands	Write Data	Read Data	Notes
					necessary. See <a href="#">Figure 9.2</a> .
Bypass [ISC_NOOP]	0xFF	FF FF FF	N/A	N/A	No Operation and Device Wakeup
Refresh [LSC_REFRESH]	0x79	00 00	N/A	N/A	Force the MachXO2 to reconfigure. Transmitting a REFRESH command reconfigures the MachXO2 in the same fashion as asserting PROGRAMN.
Program SECURITY [ISC_PROGRAM_SECURITY]	0xCE	00 00 00	N/A	N/A	Program the Security bit (Secures CFG Flash sector). <sup>2</sup>
Program SECURITY PLUS [ISC_PROGRAM_SECPLUS]	0xCF	00 00 00	N/A	N/A	Program the Security Plus bit (Secures CFG and UFM Sectors). <sup>2</sup>
Read TraceID code [UIDCODE_PUB]	0x19	00 00 00	N/A	YY*8	Read 64-bit TraceID.


**Notes:**

1. Transmit the command opcode and first two operand bytes when using the I<sup>2</sup>C port. The final operand byte must not be transmitted.
2. SECURITY and SECURITY PLUS commands are mutually exclusive.


## 9.6. Reading Flash Pages

Reading the Configuration Flash and the User Flash Memory pages requires a specific procedure. The Configuration Flash and UFM pages are accessible from any of the MachXO2’s configuration ports. The JTAG, Slave SPI, and the WISHBONE configuration ports all behave identically when performing read operations. The I<sup>2</sup>C port requires a modified access protocol. A high-level representation of the data flow, by port, is shown in [Figure 9.7](#).

All ports start the read process in the same way, by sending a Read Flash/Read UFM Flash command. The MachXO2 begins the read process once the command byte has been accepted by the configuration logic. The Page Address Pointer determines the first page returned from the MachXO2. For the first returned page to be valid (such as for single-page read operations), a Retrieval delay of 240 ns for 2K and bigger devices or 360 ns for 1K and smaller devices must be observed. The Retrieval delay time is from the end of the Command byte transmission to the end of the first Operand byte transmission See [Figure 9.7](#). Note that for slower interface clock rates, 240 ns or 360 ns may be consumed entirely by the normal transmission of the first Operand and no additional delay may be necessary.



**Figure 9.7. Retrieval Delay Timing Requirement for Single-Page Reads**



Notes:

1. JTAG/SSPI must transmit data in order to read data back.  
The data sent by the JTAG/SSPI master is not specified (or don't care).
2. The I<sup>2</sup>C must use RESTART between sending the CMD and reading the data.  
(Issuing a STOP terminates a CMD and resets the I<sup>2</sup>C state machine.)

CMD + OPS = Read CFG or Read UFM command byte + 3 operand bytes.

**Figure 9.8. Flash Page Command and Data Sequence**

Figure 9.8 shows a multiple page read sequence. The Read Page, or Read UFM Page command is transmitted to the MachXO2. As can be seen in Figure 9.8, all interfaces return the page at the Page Address Pointer immediately. For single-page read operations, all configuration ports are allowed to terminate the read immediately following the transfer of the final byte of the first page. The I<sup>2</sup>C interface differs only in the Read Flash/Read UFM Flash operand bytes.

Reading more than one page requires special handling. The multiple page read duplicates the page selected by the Page Address Pointer. The result of this behavior is that the page count must be one greater than the desired number of pages. For example, reading two pages requires the page count supplied in the Read Flash/Read UFM Flash command to be assigned a value of 3. If the Page Address Pointer is 0000, the MachXO2 returns three pages, Page 0, Page 0, and Page 1. A restriction must be observed when using the WISHBONE interface to read the configuration flash or UFM. When reading 13 or more pages, the page count must be set to the maximum (16383 decimal or 0x3FFF). The user logic is not required to read this number of pages and may safely truncate the read operation after the desired number of pages have been read.

## 9.7. Device Status Register


Table 9.4. Device Status Register

Bit	Function	Description
0	JTAG TRANSPARENT Mode	Device is in transparent mode.
[3:1]	Config Target Selection	Internal memory array targeted for configuration 000 – SRAM Array (default); write to or read from the SRAM array. 001 – E_Fuse_Normal; write to or read from the e-fuse array (feature row). A single command is used for writes (no verification on-chip before writing to the e-fuse array). 100 – Flash Normal; write to or read from the flash array. A single command is used for writes (no verification on-chip before writing to the flash). 111 – Flash UFM; write to or read from the UFM sector of the flash array. A single command is used for writes (no verification on-chip before writing to the UFM flash).
4	JTAG Active	JTAG state machine is active.
5	PWD Protect	Configuration logic is password protected.
6	OTP	Device is one-time programmable (device cannot be programmed again).
7	Decrypt Enable	Decrypted bitstreams can be accepted.
8	DONE	Device configuration is complete and the internal DONE bit is set.
9	ISC Enable	JTAG instructions are being executed with ISC enabled.
10	Write Enable	0 – Selected configuration target is write-protected if at least one of the following conditions are met: <ul style="list-style-type: none"> <li>• Selected configuration target security bit is set.</li> <li>• Password protection is enabled and password is mismatched.</li> <li>• Selected configuration target is OTP enabled.</li> </ul> 1 – Selected configuration target is write-enabled.
11	Read Enable	0 – Selected configuration target is read-protected if at least one of the following conditions are met: <ul style="list-style-type: none"> <li>• Selected configuration target security bit is set.</li> <li>• Password protection is enabled and password is mismatched.</li> </ul> 1 – Selected configuration target is read-enabled.
12	Busy Flag	Configuration logic is busy executing a previous instruction/command (an execution FSM is actively running).
13	Fail Flag	Previous instruction/command execution failed.
14	FEA OTP	Feature Row is one-time programmable.
15	Decrypt Only	0 – Decryption is not supported. 1 – Only encrypted data can be accepted.
16	PWD Enable	Password protection is enabled.
17	UFM OTP	UFM is one-time programmable. Only reads from the UFM block are possible.
18	ASSP	ASSP poly fuses (volatile) or flash cells (non-volatile) are programmed.
19	SDM En	Self-download mode is enabled. In self-download mode, the device reads configuration data from the internal flash memory array.
20	Encrypt Preamble	An encrypt preamble (for encrypted bitstream) is detected from the last bitstream execution.
21	Std Preamble	A standard preamble (for non-encrypted bitstream) is detected from the last bitstream execution.
22	SPIm Fail 1	Primary pattern failed when dual-boot is enabled.

Bit	Function	Description
[25:23]	BSE Error Code	000 – No Error 001 – ID Error; a mismatch in the device ID code is detected. 010 – CMD Error; an illegal command is detected. 011 – CRC Error; a CRC error is detected. 100 – PRMB Error; a preamble error is detected. 101 – ABRT Error; configuration was aborted by the user. 110 – OVFL Error; a data overflow error is detected. 111 – SDM EOF; bitstream exceeds the size of flash memory or SRAM array.
26	Execution Error	Previous instruction/command encountered an error.
27	ID Error	ID code mismatch detected for the verify_id instruction/command.
28	Invalid Command	Instruction found in the Command field of the frame is invalid.
29	SED Error	Soft error detection logic detected an error.
30	Bypass Mode	Device is in bypass mode.
31	FlowThrough Mode	Device is in flow-through mode.

## 9.8. JTAG Daisy Chain Programming Modes

In the Lattice Diamond Programmer software, you can change the JTAG daisy chain programming mode by selecting **Edit > Settings**, then clicking the **Programming** tab in the **Settings** window. [Figure 9.9](#) shows the two available programming modes: sequential mode and turbo mode.




**Figure 9.9. Selecting JTAG Daisy Chain Programming Mode**

### 9.8.1. Sequential Mode

Sequential mode programming refers to the process of programming devices in a JTAG daisy-chain configuration. Each device is programmed sequentially according to its order in the chain. In sequential mode programming, the complete bitstream, including the internal DONE bit, is loaded into each device. If programming is interrupted or fails, device behavior depends on the failure condition. Some devices might boot from their primary image while others might revert to the golden image.

During direct programming in sequential mode, each device exits programming and immediately begins its boot process after the bitstream is successfully loaded, regardless of the programming status of other devices in the chain.

**Note:** Direct programming refers to programming the device while the device is not in User Mode.




**Figure 9.10. Sequential Mode Programming**

### 9.8.2. Turbo Mode Programming

Turbo mode programming also operates within a JTAG daisy-chain configuration but with one key distinction. While the bitstream for each device is programmed sequentially, the internal DONE bits of the devices are programmed in parallel after the final device in the chain has been programmed. This ensures that booting is synchronized across all devices. If programming is interrupted or fails, all devices will boot from their respective golden images, thereby providing a predictable fallback behavior.

During direct programming in turbo mode, all devices receive their DONE bits in parallel and exit programming mode simultaneously. As a result, all devices initiate boot simultaneously.



**Figure 9.11. Turbo Mode Programming**

## References

- [MachXO2 Family Data Sheet \(FPGA-DS-02056\)](#)
- [Using User Flash Memory and Hardened Control Functions in MachXO2 Devices \(FPGA-TN-02162\)](#)
- [Using TraceID in MachXO2 Devices \(FPGA-TN-02027-1.8\)](#)
- [Lattice Insights](#) web page for Lattice Semiconductor training courses and learning plans

## Technical Support Assistance

Submit a technical support case through [www.latticesemi.com/techsupport](http://www.latticesemi.com/techsupport).

For frequently asked questions, refer to the Lattice Answer Database at [www.latticesemi.com/Support/AnswerDatabase](http://www.latticesemi.com/Support/AnswerDatabase).

## Revision History

### Revision 5.0, April 2026

Section	Change Summary
Acronyms in This Document	Removed <i>CDM</i> .
Configuration Process and Flow	In the <a href="#">Master and Slave SPI Configuration Port Pins</a> section: <ul style="list-style-type: none"> <li>In <a href="#">Table 5.9. Master SPI Configuration Port Pins</a>: <ul style="list-style-type: none"> <li>Added statement on recommended pull-up resistor value to description for CSSPIN.</li> </ul> </li> <li>Under CSSPIN: <ul style="list-style-type: none"> <li>Updated recommended pull-up resistor value for CSSPIN to only 10 kΩ.</li> </ul> </li> </ul>
Configuration Modes	In the <a href="#">I2C Configuration Mode</a> section: <ul style="list-style-type: none"> <li>Added note on ensuring that I2C target devices sharing the same bus do not interrupt device flash programming over the I2C port.</li> </ul>
Software Selectable Options	In the <a href="#">Configuration Mode and Port Options</a> section: <ul style="list-style-type: none"> <li>Removed discussion on feature row and options bits in relation to configuration mode and port options setup for booting from external SPI flash and port persistence.</li> <li>Removed the Feature Row Editor figure.</li> </ul>
Advanced Configuration Information	Updated <a href="#">Figure 9.10. Sequential Mode Programming</a> and <a href="#">Figure 9.11. Turbo Mode Programming</a> by swapping TDO and TDI labels on the host/processor.

### Revision 4.9, January 2026

Section	Change Summary
Acronyms in This Document	Added <i>CDM</i> .
Configuration Process and Flow	Updated CSSPIN description to indicate weak pull up in the Master and Slave SPI Configuration Port Pins section.
Configuration Modes	<ul style="list-style-type: none"> <li>Added description of Rx FIFO when device first boots up in the I2C Configuration Mode section.</li> <li>Fixed section heading formatting for the WISHBONE Configuration Mode section.</li> <li>In the JTAG Mode section: <ul style="list-style-type: none"> <li>Added the JTAG Daisy Chain section.</li> </ul> </li> </ul>
Software Selectable Options	<ul style="list-style-type: none"> <li>In the Configuration Mode and Port Options section: <ul style="list-style-type: none"> <li>Added discussion on feature row and options bits in relation to configuration mode and port options setup for booting from external SPI flash and port persistence.</li> <li>Added <a href="#">Figure 7.2. Feature Row Editor</a>.</li> </ul> </li> <li>In the SDM Port section: <ul style="list-style-type: none"> <li>Updated description of SDM port to clarify behavior.</li> </ul> </li> </ul>
Advanced Configuration Information	<ul style="list-style-type: none"> <li>In <a href="#">Table 9.3. MachXO2 sysCONFIG Programming Commands</a>: <ul style="list-style-type: none"> <li>Updated operand and notes for ISC_ENABLE_X command.</li> </ul> </li> <li>In <a href="#">Table 9.4. Device Status Register</a>: <ul style="list-style-type: none"> <li>Updated description for Config Target Selection.</li> <li>Made minor editorial changes.</li> </ul> </li> <li>Added the JTAG Daisy Chain Programming Modes section.</li> </ul>

### Revision 4.8, January 2025

Section	Change Summary
Acronyms in This Document	Added <i>ASSP</i> , <i>BSE</i> , <i>FSM</i> , <i>ISC</i> , <i>JTAG</i> , <i>OTP</i> , <i>SED</i> , <i>SPI</i> , <i>SRAM</i> , and <i>UFM</i> .
Advanced Configuration Information	Added the Device Status Register section.

#### Revision 4.7, October 2024

Section	Change Summary
All	Made editorial fixes.
Disclaimers	Updated the boilerplate.
Configuration Process and Flow	Updated the Table 5.1. Memory Space Accessibility of Different Ports.
References	Updated this section.

#### Revision 4.6, June 2023

Section	Change Summary
Technical Support Assistance	Added a link to the Lattice Answer Database.
Revision History	Corrected the Change Summary description for Revision 4.4, April 2022 from <i>Updated the flow diagram in MachXO2 Slave SPI/I2C SRAM Configuration Flow</i> to <i>Added Figure 10.5. Status Register Value After Program</i> .

#### Revision 4.5, July 2022

Section	Change Summary
Configuration Modes	Added instruction for enabling the I <sup>2</sup> C pin ports in the I <sup>2</sup> C Configuration Mode section. <i>To enable the I<sup>2</sup>C pin ports, declare two bidirectional ports, for example SCL and SDA, in your top module, and connect these ports to EFB's I<sup>2</sup>C ports. The device will continue to operate on the I<sup>2</sup>C port when programmed with the resulting bitstream. This allows the user to reprogram the device via I<sup>2</sup>C, even in user mode.</i>

#### Revision 4.4, April 2022

Section	Change Summary
Advanced Configuration Information	Added Figure 10.5. Status Register Value After Program.

#### Revision 4.3, November 2021

Section	Change Summary
All	Changed document title to MachXO2 Programming and Configuration User Guide
Advanced Configuration Information	Added the MachXO2 Slave SPI/I2C SRAM Configuration Flow section.

#### Revision 4.2, August 2021

Section	Change Summary
Configuration Process and Flow	Updated Table 5.1. Memory Space Accessibility of Different Ports.

#### Revision 4.1, February 2021

Section	Change Summary
Acronyms in This Document	Added this section.
Configuration Process and Flow	Updated content, including Table 5.9, in Master and Slave SPI Configuration Port Pins section to change 1K pull-up resistor from Recommended to <i>Required</i> .
Software Selectable Options	<ul style="list-style-type: none"> <li>Updated Table 8.1 to add DONE and INITN settings.</li> <li>Updated SDM Port to add DONE and INITN states, and change PROGRAM to <i>PROGRAMN</i>.</li> <li>Updated MUX_CONFIGURATION_PORTS section to change Disable state to Enable and add the statement If the JTAGENB input pin is hard connected to GND on the PCB, this allows the MachXO2 to become a write one time device. In other application scenarios,</li> </ul>

Section	Change Summary
	you can control the JTAGENB to provide dynamic selection between the JTAG port and GPIO.

#### Revision 4.0, March 2020

Section	Change Summary
All	<ul style="list-style-type: none"> <li>Changed document number from TN1204 to FPGA-TN-02155.</li> <li>Updated document template.</li> </ul>
Disclaimers	Added this section.
Configuration Process and Flow	<ul style="list-style-type: none"> <li>Added footnote for Figure 5.1 and Figure 5.2.</li> <li>Re-arranged bullet list in Wake-up section.</li> <li>Updated Table 5.1.</li> <li>Updated bullet list in Key Features section.</li> <li>Updated content in INITN and DONE section.</li> </ul>
WISHBONE Configuration Mode	Added footnote on Table 6.5.
Software Selectable Options	Updated content of CONFIG_SECURE section.
Device Wake-up Sequence	Re-arranged bullet list in Wake-up Signals section.
Advanced Configuration Information	<ul style="list-style-type: none"> <li>Updated Figure 10.2 and Figure 10.4.</li> <li>Updated Table 10.3.</li> </ul>

#### Revision 3.9, July 2017

Section	Change Summary
Flash Programming	Updated this section. Revised 7000 device density data and footnote in Table 9.1., Number of Pages of Flash Memory for the MachXO2 Family.

#### Revision 3.8, December 2016

Section	Change Summary
Wake-up	Updated this section. <ul style="list-style-type: none"> <li>Changed order of control strobes bulleted list.</li> <li>Added reference to Figure 8.1.</li> </ul>
Feature Row	Updated this section. Added footnote 3 in Table 5.4., MachXO2 Feature Row Elements.
sysCONFIG Pins	Updated this section. <ul style="list-style-type: none"> <li>Added footnotes 1 and 2 to Table 5.7., Default State of the sysCONFIG Pins.</li> <li>Updated Figure 5.9., JTAG Port Behavior with JTAG_PORT = DISABLE.</li> </ul>
Dual Boot Configuration Mode	Updated this section. Removed RC delay to PROGRAMN workaround.
I <sup>2</sup> C Configuration Mode	Updated this section. <ul style="list-style-type: none"> <li>Revised statement in paragraph 4 to “Instantiate the Embedded Function Block (EFB) to enable I<sup>2</sup>C port access to the Configuration Logic in User Mode.” Added footnote in Table 6.5., Slave Addresses for I<sup>2</sup>C Ports.</li> </ul>
Wake-up Signals	Updated this section. Changed order of internal signals bulleted list.
Flash Programming	Updated this section. Updated Table 9.1., Number of Pages of Flash Memory for the MachXO2 Family.
MachXO2 JEDEC File Format	Updated this section. Updated Fuse Checksum description in Table 9.2., MachXO2 JEDEC File Format.
MachXO2 Flash Memory Programming Flow	Updated this section. <ul style="list-style-type: none"> <li>Updated Figure 9.2., MachXO2 Flash Memory Programming Flow.</li> </ul>
Reading Flash Pages	Updated this section. Added content on restriction to be observed when using the WISHBONE interface to read the configuration flash or UFM.

### Revision 3.7, April 2015

Section	Change Summary
Dual Boot Configuration Mode	Updated this section. <ul style="list-style-type: none"> <li>Updated workaround solutions when SPI Flash POR is higher than the MachXO2 POR.</li> <li>Updated Figure 6.2., RC Delay.</li> </ul>
MachXO2 Flash Memory Programming Flow	Updated this section. Revised Figure 9.2., MachXO2 Flash Memory Programming Flow.
Technical Support Assistance	Updated this section.

### Revision 3.6, April 2015

Section	Change Summary
Self-Download Port Pins	Updated this section. Added information on the DONE pin.
Dual Boot Configuration Mode	Updated this section. <ul style="list-style-type: none"> <li>Added information on delay MachXO2 POR until SPI Flash POR is completed.</li> <li>Updated Figure 6.2., RC Delay.</li> </ul>

### Revision 3.5, March 2015

Section	Change Summary
Master and Slave SPI Configuration Port Pins	Updated this section. Added information on maintaining SN pin state during power up.
WISHBONE Configuration Mode	Updated this section. Removed reference to Appendix C.
TransFR Operation	Updated this section.

### Revision 3.4, February 2015

Section	Change Summary
Bitstream/PROM Sizes	Updated this section. Added devices to Table 5.2., Maximum Configuration Bits.
Self-Download Port Pins	Updated this section. Added information on toggling the PROGRAMN pin during device configuration.
Master and Slave SPI Configuration Port Pins	Updated this section. Added information on SN pin state when configuring in Slave SPI mode.
I <sup>2</sup> C Configuration Mode	Updated this section. Added new EFB instantiation requirement for I <sup>2</sup> C configuration port access per Product Bulletin PB1412.
Reading Flash Pages	Updated this section. Added information on retrieval delay.
MachXO2 Flash Memory Programming Flow	Updated this section. Revised Figure 9.2., MachXO2 Flash Memory Programming Flow. <ul style="list-style-type: none"> <li>Updated the Start to Step 1 and the Step 3 to Step 4 diagrams.</li> <li>Added notes regarding EFB instantiation requirement for I<sup>2</sup>C configuration port access.</li> </ul>

### Revision 3.3, September 2014

Section	Change Summary
On-chip Flash Programming	Updated this section. Added information on offline and background programming.
Feature Row	Updated this section. <ul style="list-style-type: none"> <li>Added Figure 5.4., Feature Row Example.</li> <li>Added Table 5.3., Feature Row Option and Diamond Spreadsheet View.</li> <li>Updated Table 5.4., MachXO2 Feature Row Elements. Changed I<sup>2</sup>C Slave Address feature to I<sup>2</sup>C Programmable Primary Configuration Address and updated default mode state information.</li> </ul>
Advanced Configuration Information	Corrected image link errors in Figure 9.2., MachXO2 Flash Memory Programming Flow and Figure 9.4., Flash Page Command and Data Sequence. Reverted images to version 3.1.

**Revision 3.2, July 2014**

Section	Change Summary
Configuration	Updated this section. Added information on programming modes when device is in blank/erased state.
Master SPI Configuration Mode (MSPI)	Cited blank/erased state as example of Feature Row HW Default Mode in the following sections
Slave SPI Mode (SSPI)	
I <sup>2</sup> C Configuration Mode	
JTAG Mode	
Dual Boot Configuration Mode	Added this section. Added information on creating RC delay.

**Revision 3.1, May 2014**

Section	Change Summary
On-chip Flash Programming	Added this section.
Technical Support Assistance	Updated Technical Support Assistance information.

**Revision 3.0, February 2014**

Section	Change Summary
Dual Boot Configuration Mode	Updated this section. Added procedures for programming internal and external flash to use Dual Boot Mode.
Configuration Process and Flow	Updated Table 5.10, Slave SPI Configuration Port Pins. Changed SO/SPISO pin direction.

**Revision 2.9, December 2013**

Section	Change Summary
Software Selectable Options	Clarified ISC_DISABLE usage from Offline Mode. <ul style="list-style-type: none"> <li>Added SRAM bit to ERASE command description.</li> <li>Added REFRESH option to Background mode exit in Figure 7.1.</li> </ul>
Configuration Process and Flow	Clarified recovered PROGRAMN, SN danger when erasing FR.

**Revision 2.8, November 2013**

Section	Change Summary
Advanced Configuration Information	Corrected FEABits Command (0xFB) to FEABITS Command (0xF8) in Step 3 of the MachXO2 Flash Memory Programming Flow diagram.

**Revision 2.7, October 2013**

Section	Change Summary
Configuration Process and Flow	Updated the Default State of the sysCONFIG Pins table.

**Revision 2.6, September 2013**

Section	Change Summary
Configuration Process and Flow	Updated the Default State of the sysCONFIG Pins table.
All	Added the Default State in Diamond for Each Port table.

### Revision 2.5, August 2013

Section	Change Summary
Configuration Modes	<ul style="list-style-type: none"> <li>Updated Master SPI Configuration Mode (MSPI) section including the Master SPI Configuration Mode figure.</li> <li>Updated the Slave SPI Configuration Mode figure.</li> </ul>
Bitstream Generation Options	Updated this section.

### Revision 2.4, April 2013

Section	Change Summary
Advanced Configuration Information	<ul style="list-style-type: none"> <li>MachXO2 sysCONFIG Programming Commands table – Updated the Write Data field for the Set Address command.</li> <li>MachXO2 Flash Memory Programming Flow diagram – Added footnote.</li> </ul>
All	<ul style="list-style-type: none"> <li>Added information on configuring from an external SPI Flash.</li> <li>Updated CFGUFM configuration preference information.</li> <li>Updated sysCONFIG Preferences figure.</li> </ul>
Definition of Terms	Added Internal Flash Memory in this section.
Configuration Process and Flow	MachXO2 Feature Row Elements table – Updated contents and added the HW Default State (Erased) column.

### Revision 2.3, October 2012

Section	Change Summary
All	Added restriction: Primary port can be used as Configuration/UFM port or as User port, but not both.

### Revision 2.2, September 2012

Section	Change Summary
Configuration Modes	Updated TransFR operation.
All	<ul style="list-style-type: none"> <li>Enhanced programming flow chart.</li> <li>Updated PROGRAMN configuration pin information.</li> <li>Added details about MUX_CONFIGURATION_PORTS.</li> </ul>

### Revision 2.1, July 2012

Section	Change Summary
Advanced Configuration Information	<ul style="list-style-type: none"> <li>Clarified SECURITY/SECURITY PLUS in Figure 9.2., MachXO2 Flash Memory Programming Flow, and Table 9.4., MachXO2 sysCONFIG Programming Commands.</li> <li>Added Figure 9.3., Retrieval Delay Timing Requirement for Single-Page Reads.</li> <li>Clarified Retrieval delay in Figure 9.4., Flash Page Command and Data Sequence.</li> <li>Added missing 'Program DONE' step in Flash Memory Programming Flow.</li> </ul>

### Revision 2.0, June 2012

Section	Change Summary
All	Major update, including: <ul style="list-style-type: none"> <li>Updated Programming algorithm</li> <li>Added Feature Row discussion</li> <li>Improved coverage of configuration port management</li> </ul>

**Revision 1.4, February 2012**

Section	Change Summary
All	<ul style="list-style-type: none"> <li>Document status changed from Advance to Final.</li> <li>Updated document with new corporate logo.</li> </ul>

**Revision 1.3, August 2011**

Section	Change Summary
All	<ul style="list-style-type: none"> <li>Added User SPI during transparent programming caution.</li> <li>Added external SPI address for dual boot option.</li> </ul>

**Revision 1.2, May 2011**

Section	Change Summary
Configuration Modes	Corrected I <sup>2</sup> C Function for the yyyxxxx11 slave address in the Slave Addresses for I <sup>2</sup> C Ports table.

**Revision 1.1, May 2011**

Section	Change Summary
Appendix A	Added these sections.
Appendix B	

**Revision 1.0, November 2010**

Section	Change Summary
All	Initial release.



[www.latticesemi.com](http://www.latticesemi.com)