Memory Controller IP Core

Supports DDR3 and LPDDR4, compliant to JESD79-3, JESD209-4 SDRAM Standard

The Lattice Semiconductor Memory Controller Interface module provides a solution to interface to DDR3 or LPDDR4 DDR memory standards. Lattice provides a turnkey solution with controller, DDR PHY, the associated clocking scheme, and training related logic.

The Lattice Memory Controller IP supports JEDEC compliant JESD79-3C DDR3 and JESD209-4C LPDDR4 standards.

The Memory Controller IP reduces the effort required to integrate the DDR3 memory controller with the user application design and minimizes the need to directly deal with the DDR3/LPDDR4 memory interface by providing AHB-L standard interface.

Features

  • Memory Controller supports DDR3 and LPDDR4, compliant to JESD79-3, JESD209-4 SDRAM standard
  • Speeds of up to 533 MHz command or data speeds of 1066 MTps
  • Configurable address widths to support various densities
  • DDR3 widths ranging from x8 to x64
  • Support for SEC DED ECC

Jump to

Block Diagram

Ordering Information

Family License Type Ordering Part Number
CertusPro-NX Single-Design License LPDDR4-MC-CPNX-U
Multi-Site License LPDDR4-MC-CPNX-UT

Documentation

Quick Reference
TITLE NUMBER VERSION DATE FORMAT SIZE
Memory Modules - Lattice Radiant Software
FPGA-IPUG-02033 2.5 6/23/2021 PDF 2.4 MB
Memory Controller IP Core - Lattice Radiant Software
FPGA-IPUG-02127 1.2 6/23/2021 PDF 1.1 MB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.