ラティスブログ

Traditionally, FPGA design was simple. Designers set a basic clock constraint that was propagated across the chip. But now, FPGA designs have become much more complex. There are multiple clocks, and relationships between those clocks. There may be clock domain crossings that need to be accounted for. So, FPGA design tools today must feature much greater analysis capabilities to show the designer, for example, where those clock domain crossings are, to be able to constrain for multiple clocks, an...

The Lattice Propel design environment lets hardware and software developers quickly and easily develop Lattice FPGA-based applications in minutes.

ラティスは新しく、次世代FPGA設計ソフトウェアであるLattice Radiantソフトウェアを発表しました。エッジ接続および計算の設計を可能にするRadiantソフトウェアは、とくにエッジアプリケーションの開発のために作られました。これは、フル機能のFPGA設計ツールでありながら、使い方はとても簡単です。