Certus-NX

Low-Power General Purpose FPGA

Related Products

Related Applications


Lattice DevCon 2023

Industry-leading I/O Count in Small Packages – Up to 2x more I/O per mm2 vs. similar FPGAs, in packages as small as 6x6 mm, with support for PCIe and GigE (SGMII).

High-speed Interfaces – Up to 70% faster differential I/O (vs. similar FPGAs) at 1.5 Gbps. 5 Gbps PCIe, 1.25 Gbps SGMII (GigE) and 1066 Mbps DDR3 memory interfaces also supported.

Built on Lattice Nexus platform – Up to 4x lower power vs. similar FPGAs. Up to 100x higher reliability, due to 100x lower Soft Error Rate (SER) from 28 nm FD-SOI technology.

Certus-NX

Features

  • Up to 39K logic cells, 2.9 Mb embedded memory, 56 18 x 18 multipliers, 192 programmable I/O, one lane of 5 Gbps PCIe, two lanes of 1.25 Gbps SGMII, two ADCs (each 12-bit, 1 MSPS).
  • Packages as small as 6x6 mm, and in ball-pitch options of 0.5 and 0.8 mm.
  • Power modes – User selectable Low Power vs. High Performance modes, enabled by FD-SOI programmable back-bias.
  • Design security – ECDSA bitstream authentication, coupled with robust AES-256 encryption.
  • Instant-on configuration – I/O configures in 3 ms, and full-device as fast as 8 ms.
  • Available in Commercial, Industrial and Automotive (AEC-Q100 qualified) temperature grades.

Jump to

Family Table

Certus-NX Device Selection Guide
Features LFD2NX-17 LFD2NX-40
Logic Cells 17K 39K
Embedded Memory (EBR) Bits (kb) 432 1512
Large Memory (LRAM) Bits (kb) 2560 1024
18 X 18 Multipliers 24 56
ADC Blocks 2 2
GPLL 2 3
5 Gb/s PCIe Gen2 Hard IP — 1
Full-chip Configuration Time1 (ms) 8 14
I/O Configuration Time1 (ms) 3 3
Temperature Grades2
C, I, A C, I, A
0.5 mm Total I/O (Wide Range, High Performance, ADC4) / PCIe Lane5

LFD2NX-17 LFD2NX-40
121 csfBGA (6 x 6 mm)3 77 (23, 48, 6) / 0 81 (23, 58, 0) / 1
0.8 mm Total I/O (Wide Range, High Performance, ADC4) / PCIe Lane5

LFD2NX-17 LFD2NX-40
196 caBGA (12 x 12 mm) — 156 (92, 58, 6) / 0
256 caBGA (14 x 14 mm)3 — 191 (111, 74, 6) / 1

1. QSPI mode at 150 MHz nominal frequency
2. C = Commercial, I = Industrial, A = Automotive
3. Available in Automotive Grade
4. Each ADC pin count reflects using dedicated complement pair and vRef
5. Each PCIe lane consists of a Tx and Rx complement pair

Example Solutions

PCIe to SGMII Bridge Block Diagram with Certus-NXExpand Image

PCIe to SGMII Bridge

  • Bridge processor to SGMII via PCIe Gen2
  • Compact packages as small as 6x6 mm with PCIe and SGMII support
  • Hard blocks for PCIe Gen2 and SGMII CDR eases development
PCIe Control Place Bridge Block Diagram with Certus-NXExpand Image

PCIe Control Plane Bridge

  • Bridge processor via PCIe Gen2 to multiple control plane peripherals (UART, SPI, I2C, MDIO, etc.) and board management functions
  • Packages with high # of programmable I/O per mm2 maximizes # of interfaces in a given form-factor
  • PCIe hard IP with built-in Multi-function support simplifies development
  • Instant-on configuration supports board management needs and PCIe boot-time requirements
Co:processing Block Diagram with Certus-NXExpand Image

Co-processing

  • Off-load CPU by using Certus-NX as a co-processor to accelerate complex functions
  • DDR3 & LPDDR2 interface support (up to 1066 Mbps) and on-chip embedded memory (up to 2.9 Mbit) provide multiple options for data buffering
  • Compact packages as small as 6x6 mm with PCIe and DDR memory interface support
Motor Control Block Diagram with Certus-NXExpand Image

Motor Control

  • Increase efficiency and performance of motor control functions
  • High reliability due to 100x lower Soft Error Rate (SER) from 28 nm FD-SOI technology
  • Industrial temperature support

Design Resources

Development Kits & Boards

Our development boards & kits help streamline your design process

Intellectual Property & Reference Designs

Simplify your design efforts by using pre-tested, reusable functions

Software

Complete Design Flows, High Ease of Use

Documentation

Quick Reference
Technical Resources
Information Resources
Downloads
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Certus-NX Product Brochure
I0275 2.0 8/25/2021 PDF 547.7 KB
Memory User Guide for Nexus Platform
FPGA-TN-02094 1.5 7/5/2022 PDF 3.1 MB
Power Management and Calculation for Certus-NX, CertusPro-NX, and MachXO5-NX Devices
FPGA-TN-02257 1.1 5/31/2022 PDF 1 MB
sysCLOCK PLL Design and User Guide for Nexus Platform
FPGA-TN-02095 2.3 9/26/2023 PDF 2 MB
sysDSP User Guide for Nexus Platform
FPGA-TN-02096 1.5 9/26/2023 PDF 1.6 MB
sysCONFIG User Guide for Nexus Platform
FPGA-TN-02099 2.7 9/26/2023 PDF 2.5 MB
sysI/O User Guide for Nexus Platform
FPGA-TN-02067 2.2 10/19/2023 PDF 1.4 MB
I2C Hardened IP Usage Guide for Nexus Platform
FPGA-TN-02142 1.3 5/31/2022 PDF 1.4 MB
Common Programming and Configuration FAQs with Supplementary Concepts for CrossLink-NX, Certus-NX, and CertusPro-NX
FPGA-AN-02048 1.2 8/9/2023 PDF 2.2 MB
Certus-NX High-Speed I/O Interface
FPGA-TN-02216 1.4 6/5/2023 PDF 2.6 MB
ADC User Guide for Nexus Platform
FPGA-TN-02129 1.7 9/4/2023 PDF 1.2 MB
Soft Error Detection (SED)/Correction (SEC) Usage Guide for Nexus Platform
FPGA-TN-02076 1.8 7/14/2023 PDF 555.3 KB
Multi-Boot User Guide for Nexus Platform
FPGA-TN-02145 1.6 9/26/2023 PDF 974.1 KB
Certus-NX Hardware Checklist
FPGA-TN-02151 1.3 7/31/2023 PDF 392.7 KB
Single Event Upset (SEU) Report for Nexus Platform
FPGA-TN-02174 1.4 9/26/2023 PDF 307.1 KB
Sub-LVDS Signaling Using Lattice Devices
FPGA-TN-02028 2.5 10/9/2023 PDF 540.2 KB
Solder Reflow Guide for Surface Mount Devices
FPGA-TN-02041 4.8 9/26/2023 PDF 399.4 KB
Using TraceID
FPGA-TN-02084 2.5 1/25/2023 PDF 400.6 KB
Lattice Memory Mapped Interface (LMMI) and Lattice Interrupt Interface (LINTR) User Guide
FPGA-UG-02039 1.2 5/31/2022 PDF 1.7 MB
Certus-NX Family Data Sheet
FPGA-DS-02078 1.8 10/23/2023 PDF 3.1 MB
Certus-NX 40K Pinout
FPGA-SC-02004 1.2 10/26/2020 CSV 30.9 KB
Certus-NX 17K Pinout
FPGA-SC-02010 1.0 10/21/2020 CSV 17.7 KB
Thermal Management
FPGA-TN-02044 4.7 10/27/2023 PDF 1 MB
PCB Layout Recommendations for BGA Packages
FPGA-TN-02024 5.2 9/26/2023 PDF 8.1 MB
Package Diagrams
FPGA-DS-02053 7.6 10/19/2023 PDF 9.9 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Certus-NX Family Data Sheet
FPGA-DS-02078 1.8 10/23/2023 PDF 3.1 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Memory User Guide for Nexus Platform
FPGA-TN-02094 1.5 7/5/2022 PDF 3.1 MB
Power Management and Calculation for Certus-NX, CertusPro-NX, and MachXO5-NX Devices
FPGA-TN-02257 1.1 5/31/2022 PDF 1 MB
sysCLOCK PLL Design and User Guide for Nexus Platform
FPGA-TN-02095 2.3 9/26/2023 PDF 2 MB
sysDSP User Guide for Nexus Platform
FPGA-TN-02096 1.5 9/26/2023 PDF 1.6 MB
sysCONFIG User Guide for Nexus Platform
FPGA-TN-02099 2.7 9/26/2023 PDF 2.5 MB
sysI/O User Guide for Nexus Platform
FPGA-TN-02067 2.2 10/19/2023 PDF 1.4 MB
I2C Hardened IP Usage Guide for Nexus Platform
FPGA-TN-02142 1.3 5/31/2022 PDF 1.4 MB
Common Programming and Configuration FAQs with Supplementary Concepts for CrossLink-NX, Certus-NX, and CertusPro-NX
FPGA-AN-02048 1.2 8/9/2023 PDF 2.2 MB
Certus-NX High-Speed I/O Interface
FPGA-TN-02216 1.4 6/5/2023 PDF 2.6 MB
ADC User Guide for Nexus Platform
FPGA-TN-02129 1.7 9/4/2023 PDF 1.2 MB
Soft Error Detection (SED)/Correction (SEC) Usage Guide for Nexus Platform
FPGA-TN-02076 1.8 7/14/2023 PDF 555.3 KB
Multi-Boot User Guide for Nexus Platform
FPGA-TN-02145 1.6 9/26/2023 PDF 974.1 KB
Advanced Configuration Security Usage Guide for Nexus Platform
FPGA-TN-02176 1.7 1/12/2023 PDF 3 MB
Certus-NX Hardware Checklist
FPGA-TN-02151 1.3 7/31/2023 PDF 392.7 KB
Single Event Upset (SEU) Report for Nexus Platform
FPGA-TN-02174 1.4 9/26/2023 PDF 307.1 KB
Sub-LVDS Signaling Using Lattice Devices
FPGA-TN-02028 2.5 10/9/2023 PDF 540.2 KB
Solder Reflow Guide for Surface Mount Devices
FPGA-TN-02041 4.8 9/26/2023 PDF 399.4 KB
Using TraceID
FPGA-TN-02084 2.5 1/25/2023 PDF 400.6 KB
Thermal Management
FPGA-TN-02044 4.7 10/27/2023 PDF 1 MB
PCB Layout Recommendations for BGA Packages
FPGA-TN-02024 5.2 9/26/2023 PDF 8.1 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Certus-NX 40K Pinout
FPGA-SC-02004 1.2 10/26/2020 CSV 30.9 KB
Certus-NX 17K Pinout
FPGA-SC-02010 1.0 10/21/2020 CSV 17.7 KB
Package Diagrams
FPGA-DS-02053 7.6 10/19/2023 PDF 9.9 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Lattice Memory Mapped Interface (LMMI) and Lattice Interrupt Interface (LINTR) User Guide
FPGA-UG-02039 1.2 5/31/2022 PDF 1.7 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Notification of Changes to CrossLink-NX™ Data Sheet and Certus-NX™ Data Sheet
PCN02A-22 1.0 4/4/2022 PDF 329.6 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Lattice OrCAD Capture Schematic Library (OLB)
This file contains an OrCAD Capture Schematic Library (OLB file type) for all Lattice products. This .zip file also includes a .xls worksheet with a list of the contents of the OLB. These symbols can be used to help with OrCAD schematic designs. 		FPGA-SC-02005 7.7 9/26/2023 ZIP 4.5 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Certus-NX Product Brochure
I0275 2.0 8/25/2021 PDF 547.7 KB
Product Selector Guide
I0211 41.0 10/31/2023 PDF 7.5 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Certus-NX Innovates General-Purpose FPGAs
1.0 6/24/2020 PDF 255.3 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
[BSDL] LFD2NX-40
FPGA-MD-02008 1.16 5/10/2023 BSM 44 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Certus-NX Device Family Delphi Models
FPGA-MD-02023 1.0 3/13/2021 ZIP 643.4 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
[IBIS] Certus-NX
FPGA-MD-02009 1.1 12/14/2022 ZIP 12.4 MB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Support

Technical Support

Need Help? We're Here to Assist You

Licensing

Find The Software & IP Licenses You Need

Quality & Reliability

Reference Material to Help Answer Your Questions

Services

Outside Services to Help Get The Job Done

ABOUT LATTICE

SALES

SUPPORT

FOLLOW