High speed, low overhead serial protocol providing over 95% bandwidth efficiency. Our sFPDP-Gen3 IP (VITA 17.3) IP core can be configured for any transceiver line rate supported by the FPGA and can support any number of bonded channels for unprecendented bandwidth scalability.