文章详情

ID: 3879
实例类型: faq
分类: Implementation
相关: Synthesis
产品系列: All FPGA

搜索答案数据库

Search Text Image

Diamond 3.1: Why does the software shows compile issues when multidimensional arrays are packed?

Solution:
If you use Synplify Pro, check the Verilog standard used by the tool. 
 
To check the Verilog standard: 
1. Open Lattice Diamond project.
2. Go to Strategy->Synplify Pro->Verilog Input. 
 
Verilog 2001 standard does not support multidimensional packed array, but it supports multidimensional unpacked array.