文章详情

ID: 1412
实例类型: faq
分类: Architecture
相关: Memory EBR/Distributed
产品系列: MachXO2

搜索答案数据库

Search Text Image

MachXO2: Can I implement Error Check Codes in the Embedded Block Ram (EBR) based memory modules?

IPexpress allows you to implement Error Check Codes (ECC) in the Embedded Block Ram (EBR) based memory modules. There is a checkbox to enable ECC in the configuration tab for the module. If you choose to use ECC, you will have a 2-bit error signal and the error codes are defined below:



  • Error[1:0]="00"- Indicates there is no error.
  • Error[1:0]="01"- Indicates there was a 1-bit error which was fixed.
  • Error[1:0]="10"- Indicates there was a 2-bit error which cannot be corrected.
  • Error[1:0]="11"- Not used.