• Home >
  • Answer Database

Answer Database

Have a question? We've got the answer.

Narrow Your Results


Search within results

Family
Category
Type of Issue
Related To
  • Topic
    ID
    Family
    Category
    Related To
  • I configure a Lattice ECP2/M device with an Atmel SPI Flash. Supposedly the CCLK should run 120…
    424
    LatticeECP2/M
    Architecture
  • ECP5: How does the SPI (Serial Peripheral Interface) write the data into SPI Flash and what is the…
    4291
    All FPGA
    Device Programming
    Configuration/Programming
  • MachXO2: Can I update the sensor registers for the Lattice Sensor Extender while the MACHXO2 device…
    4299
    MachXO2
    Lattice Evaluation Board
    HDR-60 Eval Board
  • [iCE40 LP/HX] Does iCE40 supports implementation of 7:1 LVDS display interface?
    4207
    iCE40
    Lattice IP/Reference Design
    7:1 LVDS Video
  • Why are the schematics missing from the ispClock5406D I2C Utility of PAC-Designer?
    423
    ispClock 5400D
    PAC-Designer
    Design Utilities
  • ispMACH4000: Does input threshold of an I/O pin will depend on Vcco value?
    429
    ispMACH 4000
    Architecture
    IO
  • [ECP5/ECP5-5G]: Is it possible to have a 16 bit data path using Lattice SGMII (Serial Gigabit Media…
    4269
    LatticeECP5
    Lattice IP/Reference Design
    SGMII and Gb Ethernet PCS
  • Which Lattice devices contain Beryllium?
    420
    All Devices
    Reliability and Materials
    Device Materials
  • MachXO2: Do the JTAG pins support hysteresis when JTAG_PORT is set to ENABLE?
    4247
    MachXO2
    Architecture
    IO
  • Lattice Diamond: Why does synthesis tool prune counter bits away while they appear to be used in the…
    427
    All Devices
    Implementation
    Synplicity
  • Should I add a series inductor between my voltage regulator output and VCC core?
    848
    All Devices
    Power
  • What can I do to maximize the emulated LVDS data rate?
    843
    All FPGA
    Architecture
    IO
  • My original design used GAL "A" devices, do I need to change my design to use the "D" devices?
    842
    GAL/ispGAL
    Architecture
    Configuration/Programming
  • My design includes mature devices, how long will they be available?
    845
    All Devices
    Inquiries
    PCN
  • All Devices: What are the programming considerations for SSPIEM and I2CEM modification with Aardvark…
    4988
    All Devices
    Device Programming
    Embedded Programming
  • Why do I get a License Checkout Failure message when I use my old license file and a new…
    494
    All Devices
    Licensing
    Lattice Diamond
  • Why does the following error occur: "ERROR - Environment variable 'TEMP' is set to a non-writable…
    492
    All FPGA
    Other
  • My PC died, can I get a replacement license for my new PC?
    861
    All Devices
    Licensing
    ispLEVER
  • Where can I find information about the Parameterized Module Instantiation (PMI) feature?
    493
    All FPGA
    Inquiries
    User Guides
  • Lattice Diamond: ECP2M: PCS: How can I control the location of an LatticeECP2M PCS block?
    833
    LatticeECP2/M
    Implementation
    Design Planner
    • Page 1 of 103
    First Previous
    1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
    		Next Last

    ABOUT LATTICE

    SALES

    SUPPORT

    FOLLOW