Search the Lattice Website

Document

Helion Image Dignal Processing IP Datasheet

IONOS-IP-CORE OVERVIEW Image Sensor The LatticeMico32™ is a highly configurable 32-bit Hardware architecture “soft” microprocessor core for Lattice FPGA devices Lattice Mico 32 Microprocessor WISHBONE Example Configuration of IONOS Image Processing Pipeline DPC Defect Pixel…

Document

Nexus DDR3 Memory Controller Driver API Reference

Application Note FPGA-TN-02401 1.1 PDF 389.7KB

IP Core

16PP194 and H009 IP Cores

For use in legacy weapons applications, Sital’s IPH9194D IP core provides solutions for the GD WMUX (16PP194) and McDonnell-Douglas H009 data bus protocols

IP Core

BRM1553D MIL-STD-1553 IP core

Sital’s DO254-BRM1553D IP core is a BC/RT/MT interface supplied with DO-254 artifact documents. If required, DO-178 software artifacts may also be provided.

Webpage

IP Maker

IP-Maker provides IP-core for data storage such as IPM-NVMe-device to create your own SSD, IPM-NVMe-host to access PCIe NVMe SSD of the market without any knowledage required, IPM-UNFC which is our powerful NAND Flash Controller. In addition IPM-BCH and…

IP Core

JESD207 IP

Implements baseband (BB) side data and control plane paths to connect to a radio front-end (RF) transceiver device with integrated ADC and DAC.

FAQ

Diamond: Why does the IP not show up in the local IP catalog after downloading and installing from the IP server?

Description:Lattice devices are limited to the server IPs it can support.Solution:This can be due to the selected device and/or synthesis tool in the software that is not supported by the IP. With that, always check the IP user guide, the Device Supported section, and the…

FAQ

IP Packager: How to add VHDL libraries inside IP Packager?

After setting up the "IP RTL Library Path", please click the "Add Ref" button to select the reference RTL file (libraries) in the IP RTL Library Path. Note that this file is not packaged into the IP and will serve as a reference file only. For more information, you can check…

FAQ

Radiant 3.2: Can the user download the IPK file of the IP in the IP catalog?

Description:Radiant currently provides no mechanism for the user to download an IPK file. This makes it very difficult for users with no internet access on some parts of their network to obtain IPKs or move IPKs between machines. The only solution is for the customer to…

IP Core

​​JESD204B IP Core​

​​The Lattice JESD204B IP Core is a high-speed serial interface used between data converters, and the FPGA device to replace traditional interfaces.​

IP Core

AHB2AHB IP Core

The uni-directional AHB/AHB bridge is used to connect two AMBA AHB 2.0 buses clocked by synchronous clocks with any frequency ratio. The bridge is connected through a pair consisting of an AHB slave and an AHB master interface.

IP Core

AHB2AXIB IP Core

This bridge allows to access an AXI3 or AXI4 slave from an AHB bus through an AHB 2.0 slave interface. The bridge has an AHB slave interface on the AHB side and AXI3 or AXI4 master interface on the AXI side.

IP Core

L2C IP Core

The L2C (Level 2 Cache controller) implements a Level-2 cache for processors with AHB interfaces. The L2C works as an AHB to AHB/AXI bridge, caching data that is read or written via the bridge.

IP Core

AHB-Lite Interconnect IP Module

A fully parameterized soft IP, high performance, low latency interconnect fabric for AMBA 3 AHB-Lite based systems, enabling one or more managers to be connected to one or more subordinates.

IP Core

APB Interconnect IP Module

Propel IP Module: Fully parameterized to connect up to 32 APB bus masters and 32 slaves. Data bus width up to 32 bits. Address width up to 32 bits.

IP Core

UART IP Core

Propel IP Module: Similar to NS16450 UART for serial communication supporting RS-232.

IP Core

CNN Co-Processor Accelerator IP

A CNN co-processor accelerator engine for use with low power Lattice FPGAs. The engine can be used with a RISC-V processor to create an SOC and implement TF Lite-based acceleration applications that leverage the parallel compute and distributed resource capabilities of Lattice FPGAs.

IP Core

OpenLDI/FPD-Link/LVDS Transmitter IP Core

The FPD-LINK Transmitter Interface IP translates DSI video streams to LVDS interface for an FDP-Link connection to displays.

IP Core

I3C Controller IP Core

I3C Controller IP Core is a two-wire, bi-directional serial bus designed for use with many sensor secondary devices controlled by a single I3C controller.

IP Core

I3C Target IP Core

I3C Target IP Core enables greater than 10-fold speed improvements, more effective bus power management, and backward compatibility with I2C devices.