LatticeECP3: How do user configure MCLK clock in the JESD207 IP Core other than its default frequency(90MHz) ?
Generate new PLL for the MCLK frequency with the same IO ports and same PLL name and replace this newly generated PLL *.v or *.vhd file with the existing one.