Our system is going under maintenance starting November 8, 2024 at 6:00 PM Pacific and ending November 9, 2024 at 2:00 AM Pacific. During this window, the website may not be reachable. For immediate assistance, please contact techsupport@latticesemi.com.

文章详情

ID: 203
实例类型: faq
分类: Customer Board Design
相关: Layout Review
产品系列: All FPGA

搜索答案数据库

Search Text Image

What are the required locations for the 7:1 LVDS pins on the LatticeXP2, LatticeECP2/M or LatticeECP3 device?

For the 7:1 LVDS pins, they will use 4:1 gear boxes in Programmable I/O Cells (PIC). Their ECLK (i.e. edge clock) and SCLK (i.e. primary clock) must have a correct timing relationship. Hence, we may use PLL or CLKDIV to generate ECLK and SCLK. 


Please note that PLL and CLKDIV are on the left or right side of the LatticeXP2, LatticeECP2/M or LatticeECP3 device. So we have to locate the 7:1 LVDS pins (TX and/or RX) on the left and/or right sides of the FPGA device in order to use the dedicated clock routing nets to guarantee the correct timing relationship.