文章详情

ID: 1076
实例类型: faq
分类:
相关:
产品系列: All FPGA

搜索答案数据库

Search Text Image

How many DDR memory interfaces can be implemented on a single part?

The ECP2 and XP2 have 2 DQSDLLs one on each side of the device which are used compensate for DQS delays. Hence you can have up to 2 different interfaces running at different speeds on a single device.

If you need more than one DDR memory interface in one side, you can have them as long as the following conditions are met:
a. All DDR memory interfaces on the same side use the same reference clock source.
b. All DDR memory interfaces on the same side share the DQSDLL resource dedicated to the selected side.
c. The total number of DQ/DQS pads does not exceed the device limit for the selected side
Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.