The subLVDS interface is primarily used in image sensors, integrating one clock pair and one or more data pairs. The number of data pairs vary depending on bandwidth requirement. When compared to the LVDS interface, subLVDS offers:
- Lower common mode, at 0.9 V vs. 1.25 V of LVDS. SubLVDS is typically powered by 1.8 V supply, LVDS typically uses 2.5 V supply.
- Lower differential swing, at +/- 150 mV vs. +/- 175 mV LVDS
Lattice’s SubLVDS CrossLink Family IP translates image sensor video streams to a pixel clock domain, which can be used to interface with other application interfaces such as MIPI DSI and others.