SubLVDS Image Sensor Receiver

Convert SubLVDS Image Sensor Video Stream to Pixel Clock Domain

The subLVDS interface is primarily used in image sensors, integrating one clock pair and one or more data pairs. The number of data pairs vary depending on bandwidth requirement. When compared to the LVDS interface, subLVDS offers:

  • Lower common mode, at 0.9 V vs. 1.25 V of LVDS. SubLVDS is typically powered by 1.8 V supply, LVDS typically uses 2.5 V supply.
  • Lower differential swing, at +/- 150 mV vs. +/- 175 mV LVDS

Lattice’s SubLVDS CrossLink Family IP translates image sensor video streams to a pixel clock domain, which can be used to interface with other application interfaces such as MIPI DSI and others.


  • Supports four, six, eight or ten data lanes from an image sensor
  • Supports 10-bit (RAW10) or 12-bit (RAW12) pixel widths
  • Can generate XVS and XHS for image sensors operating in slave mode

Block Diagram

SubLVDS Image Sensor Receiver Block Diagram

Ordering Information

The SubLVDS Image Sensor Receiver IP core is available for FREE for use in Diamond design software.

For Radiant design software, the SubLVDS Image Sensor Receiver IP core must be purchased:

Family Part Numbers Description
CertusPro-NX LVDS-RX-CPNX-U Single-Design License
CertusPro-NX LVDS-RX-CPNX-UT Multi-Site License
Certus-NX LVDS-RX-CTNX-U Single-Design License
Certus-NX LVDS-RX-CTNX-UT Multi-Site License
CrossLink-NX LVDS-RX-CNX-U Single-Design License
CrossLink-NX LVDS-RX-CNX-UT Multi-Site License


Quick Reference
Select All
SubLVDS Image Sensor Receiver Submodule IP - Lattice Diamond Software
FPGA-IPUG-02023 1.3 3/20/2020 PDF 1.8 MB
SubLVDS Image Sensor Receiver IP Core - Lattice Radiant Software
FPGA-IPUG-02093 1.3 6/23/2021 PDF 1.3 MB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Design Resources for CrossLink

Development Kits & Boards

Our development boards & kits help streamline your design process

Intellectual Property & Reference Designs

Simplify your design efforts by using pre-tested, reusable functions

Application Notes

Learn how to get the most from our line-up of FPGAs / development boards


Complete Design Flows, High Ease of Use