



SubLVDS Image Sensor Receiver IP

IP Version: v1.7.1

Release Notes

FPGA-RN-02051-1.2

December 2025

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

Contents 3

1. Introduction 4

 SubLVDS Image Sensor Receiver IP v1.7.1 4

 SubLVDS Image Sensor Receiver IP v1.7.0 4

 SubLVDS Image Sensor Receiver IP v1.6.0 4

 SubLVDS Image Sensor Receiver IP Earlier Versions 4

References 5

Technical Support Assistance 6

1. Introduction

This document contains the Release Notes for the SubLVDS Image Sensor Receiver IP. For specific details about the IP, refer to the following:

- [SubLVDS Image Sensor Receiver IP User Guide \(FPGA-IPUG-02093\)](#)

SubLVDS Image Sensor Receiver IP v1.7.1

Software	Software Version	Summary of Changes
Lattice Radiant	2025.2	<ul style="list-style-type: none"> • Fixed Word Alignment issues and other general bug fixes. • Updated constraint file.

SubLVDS Image Sensor Receiver IP v1.7.0

Software	Software Version	Summary of Changes
Lattice Radiant	2025.1	<ul style="list-style-type: none"> • Added support for LFD2NX-15, LFD2NX-25, LFD2NX-35, and LFD2NX-65 devices. • Added support for LFMXO5-35, LFMXO5-35T, LFMXO5-65, and LFMXO5-65T devices.

SubLVDS Image Sensor Receiver IP v1.6.0

Software	Software Version	Summary of Changes
Lattice Radiant	2024.2	<ul style="list-style-type: none"> • Added support for Certus-N2 devices. • Added support for LFD2NX-9 and LFD2NX-28 devices.

SubLVDS Image Sensor Receiver IP Earlier Versions

IP Version	Summary of Changes
1.5.0	Added support for Certus-N2 devices (for early access).
1.4.0	<ul style="list-style-type: none"> • Added APB implementation. • Added AXI4-Stream implementation. • Added bus_interface and memory_map.xml. • Modified metadata to enable APB and AXI4-Stream and insert APB and AXI4-Stream port signals. • Updated constraint file. • Added support for Lattice Avant-E/G/X devices.
1.3.0	<ul style="list-style-type: none"> • Added support for the Lattice Propel software. • Added support for the Lattice Avant devices. • Added lane width 14. • Added constraint file. • Added support for LFMXO5 devices.
1.2.0	<ul style="list-style-type: none"> • Added support for LFMXO5-25 devices. • Added lane widths 12 and 16.
1.1.1	Fixed clock constraint.
1.1.0	Added support for CertusPro-NX devices.
1.0.3	Updated testbench.
1.0.2	Minor fixes.
1.0.1	Updated for SP1 release.
1.0.0	Initial release.

References

- [SubLVDS Image Sensor Receiver IP User Guide \(FPGA-IPUG-02093\)](#)
- [CrossLink-NX](#) web page
- [CertusPro-NX](#) web page
- [Certus-NX](#) web page
- [Certus-N2](#) web page
- [MachXO5-NX](#) web page
- [Avant-E](#) web page
- [Avant-G](#) web page
- [Avant-X](#) web page
- [SubLVDS Image Sensor Receiver IP Core](#) web page
- [Lattice Propel Builder](#) software
- [Lattice Radiant](#) FPGA design software
- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.



www.latticesemi.com