CSI-2/DSI D-PHY Receiver

Convert MIPI CSI-2/DSI Data Streams to Parallel Data

The Mobile Industry Processor Interface (MIPI®) D-PHY was developed primarily to support camera and display interconnections in mobile devices, and it has become the industry’s primary high-speed PHY solution for these applications in smartphones. It is typically used in conjunction with MIPI Camera Serial Interface-2 (CSI-2) and MIPI Display Serial Interface (DSI) protocol specifications. MIPI D-PHY meets the demanding requirements of low power, low noise generation, and high noise immunity that mobile phone designs demand.

MIPI D-PHY is a practical PHY for typical camera and display applications. It is designed to replace traditional parallel bus based on LVCMOS or LVDS. Lattice’s submodule may be used for applications requiring a D-PHY receiver in the FPGA logic.


  • Compliant with MIPI DSI v1.1, MIPI CSI-2 v1.1 and MIPI D-PHY v1.1 specifications
  • Supports MIPI DSI and MIPI CSI-2 interfacing up to 10 Gb/s
  • Supports 1, 2 or 4 MIPI D-PHY data lanes
  • Supports non-burst mode with sync events for transmission of DSI packets only
  • Supports LP (low power) mode during vertical and horizontal blanking

Block Diagram

CSI-2/DSI D-PHY Receiver

Ordering Information

The CSI-2 DSI D-PHY Receiver core is available for FREE for use in Diamond design software.

For Radiant design software, the CSI-2 DSI D-PHY Receiver core must be purchased:

Family Part Numbers Description
CertusPro-NX DPHY-RX-CPNX-U Single-Design License
CertusPro-NX DPHY-RX-CPNX-UT Multi-Site License
CrossLink-NX DPHY-RX-CNX-U Single-Design License
CrossLink-NX DPHY-RX-CNX-UT Multi-Site License


Quick Reference
Select All
CSI2/DSI D-PHY Receiver IP Core User Guide for Diamond Design Software
FPGA-IPUG-02025 1.5 11/24/2021 PDF 1.3 MB
CSI/DSI DPHY RX IP Core - Lattice Radiant Software
FPGA-IPUG-02081 1.9 12/29/2022 PDF 985.3 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.