AHB-Lite Interconnect Module

A Parameterized Soft IP Offering High-Performance, Low-Latency AMBA 3 AHB-Lite Fabric

The AHB-Lite Interconnect —a fully parameterized, high-performance, low-latency soft IP for AMBA 3 AHB-Lite systems. It supports multiple managers and subordinates, and provides essential guidance for IP/system developers, covering RTL design, IP packaging, and integration procedures.

Resource Utilization details are available in the IP Core User Guide.

Features

  • Compliance with AMBA 3 AHB-Lite protocol.
  • Fully parameterized design
  • Data bus width of up to 1024 bits [8, 16, 32, 64, 128, 256, 512, 1024]
  • Address width of up to 32-bits [11,12,...,32]
Lattice Propel

Block Diagram

Ordering Information

The AHB-Lite Interconnect Module IP is provided at no additional cost with Lattice Propel Builder.

Documentation

Quick Reference
Information Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
AHB-Lite Interconnect IP Core - User Guide
FPGA-IPUG-02051 1.5 6/26/2025 PDF 469.2 KB
AHBL Master BFM Lite VIP - Lattice Propel Builder
FPGA-IPUG-02148 1.0 12/8/2020 PDF 808.5 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
AHB-Lite Interconnect IP Core - Release Notes
FPGA-RN-02044 1.2 6/26/2025 PDF 239.9 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.