Octal SPI Controller IP Core

Versatile Octal SPI IP: Supports Standard, Dual, Quad & xSPI Protocols

The Lattice Octal SPI Controller IP is an SPI interface that supports different types of SPI protocols: standard, dual, quad, and xSPI. Standard SPI is the legacy four-wire interface with separate data lines for input and output. Dual SPI (DSPI) is an extension of standard SPI using two data lines. Quad SPI (QSPI) is another extension of standard SPI designed to provide a higher data transfer rate using four data lines. Expanded SPI (xSPI) is an advanced extension of standard SPI designed to provide higher data throughput and improved performance while maintaining backward compatibility with standard SPI devices. xSPI uses eight data lines and is capable of double data rate transfer.

Resource Utilization details are available in the IP Core User Guide.

Features

  • JEDEC JESD251C standard xSPI (x8, double transfer rate) support.
  • SPI (x1), dual SPI (x2), and quad SPI (x4) support
  • AMBA AXI4 protocol bus interface:
    • 32-bit data and 32-bit address
    • Single and bust transfers
  • Dual bus interface option for separate configuration status register (CSR) and target data path interfaces
  • SPI clock frequencies up to 200 MHz

Jump to

Block Diagram

Ordering Information

The Octal SPI Controller IP is provided at no additional cost with the Lattice Radiant™ software.

Documentation

快速参考
标题 编号 版本 日期 格式 文件大小
选择全部
Octal SPI Controller IP Core - User Guide
FPGA-IPUG-02273 1.4 12/11/2025 PDF 2 MB
标题 编号 版本 日期 格式 文件大小
选择全部
Octal SPI Controller Driver API Reference
FPGA-TN-02400 1.2 12/11/2025 PDF 639.8 KB
标题 编号 版本 日期 格式 文件大小
选择全部
Octal SPI Controller IP Core - User Guide
FPGA-IPUG-02273 1.4 12/11/2025 PDF 2 MB