Flash Access IP Core

Related Products

The Flash Access soft IP enables you to perform write and read access to the internal flash memory of LFMXO5 device. The write and read access is performed through the LMMI interface.

Block Partitioning - Flash memory of LFMXO5 can modify the partition sizes by changing the attributes prior to IP generation.

Check status sequence - Allows to check if the Flash access is busy or not before performing other functions.

Features

  • Supports LMMI interface
  • Supports initial user data to be programmed into the flash memory
  • Supports up to 133 MHz input clock frequency
  • Only supported in LFMXO5 devices

Block Diagram

Documentation

Quick Reference
TITLE NUMBER VERSION DATE FORMAT SIZE
Flash Access IP Core - Lattice Radiant Software
FPGA-IPUG-02171 1.0 6/1/2022 PDF 978.8 KB
*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.