10Gb Ethernet MAC+PHY IP Core

Ethernet Transmission of Data Frame Compliant to the IEEE 802.3-2012 Standard

The Lattice Semiconductor 10G Ethernet (GbE) IP core supports the ability to transmit and receive data between a host processor and an Ethernet network. The 10GbE IP core consists of a standalone 10G Ethernet PCS IP or a combined 10G PCS & MAC following the IEEE 802.3 10G BASE-R specification.

This IP Core is supported in the Lattice Avant™-G, Lattice Avant™-X FPGA for both the PCS, and PCS & MAC combos. For CertusPro™-NX, device family, the MAC only option is available. These options are available in the Lattice Radiant™ software. For the CertusPro™-NX offering of the PCS, please refer to the CertusPro™-NX 10Gb Ethernet PCS IP core, which is a separate offering.

IEEE 802.3 10G BASE-R PCS/PMA Functions – Supports standard 10 Gbps Ethernet link layer data rate

Features

  • PCS: 64b/66b encoding and decoding
  • PCS: XGMII 64-bit interface at 156.25MHz
  • Supports APB, AXI4L (Avant only) and MDIO (PCS Option only) interfaces for PHY
  • MAC: AXI4-Stream interface for client transmit and receive
  • MAC: Supports VLAN, Jumbo, Pause frame flow control, programmable IPG

Block Diagram

Resource Utilization

Avant Family (LAV-AT-E70-3LFG1156I)
Configuration Registers LUTs EBRs Target Device Synthesis Tools
MAC Only
Multicast Address Filtering == Enabled
3,268 (4%) 4,915 (6%) 4 (2%) LFCPNX-100 Synplify Pro
MAC Only
Multicast Address Filtering == Enabled
Statistics Counter Registers == Enabled
Counter Width == 64
10,247 (13%) 11,207 (14%) 4 (2%) LFCPNX-100 Synplify Pro
PHY Only
Host Interface == AXI4-Lite
755 (<1%) 1,231 (<1%) 0 (0%) LAV-AT-G70 Synplify Pro
PHY Only
Host Interface == APB
728 (<1%) 1,134 (<1%) 0 (0%) LAV-AT-G70 Synplify Pro
PHY Only
Host Interface == MDIO
815 (<1%) 1,347 (<1%) 0 (0%) LAV-AT-G70 Synplify Pro
MAC + PHY
Host Interface == AXI4-Lite
4,021 (1%) 5,749 (1%) 3 (<1%) LAV-AT-G70 Synplify Pro
MAC + PHY
Multicast Address Filtering == Enabled
Statistics Counter Registers == Enabled
Counter Width == 32
Host Interface == AXI4-Lite
7,592 (2%) 8,926 (2%) 3 (<1%) LAV-AT-G70 Synplify Pro
MAC + PHY
Multicast Address Filtering == Enabled
Statistics Counter Registers == Enabled
Counter Width == 64
Host Interface == AXI4-Lite
11,048 (3%) 11,921 (3%) 4 (<1%) LAV-AT-G70 Synplify Pro

Ordering Information

Device Family Part Number
Multi-site Perpetual Single Machine Annual
Avant-G ETHER-10G-AVG-UT ETHER-10G-AVG-US
Avant-X ETHER-10G-AVX-UT ETHER-10G-AVX-US
CertusPro-NX ETHER-10GEBASER-CPNX-UT ETHER-10GEBASER-CPNX-US

Documentation

Quick Reference
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
10G Ethernet MAC + PHY IP Core - User Guide
FPGA-IPUG-02245 1.0 12/5/2023 PDF 1.1 MB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.