Answer Database

Have a question? We've got the answer.

Narrow Your Results

Article Type
Type of Issue
AI/Machine Learning (14)
Documentation (117)
Hardware (1,138)
IP/Reference Design (255)
Other (4)
Sales (1)
Software (852)
Software Licensing (1)
Website (1)
Wired/Wireless (3)
Related To
Topic ID Family Article Type Category Related To
we have the SiI164 from Lattice in use, now with the EMI / EMV measurement we see that... 5857 ASSP-Wired (Silicon Image) faq Customer Board Design Board Debug
Questions concerning Slave SPI Programming 4854 MACHXO3 faq Device Programming Embedded Programming
Why is my design fails when using LSE, but works with Synplify? 4846 MachXO2 faq Implementation LSE (Lattice Synthesis Engine)
What is the cause why I can't simulate GSR in design? 4841 MachXO2 faq Simulation Aldec
Why does XO2 programming via I2C results in config flash returning all 1's? 4837 MachXO2 faq
In the document (AN6079) for the ispClock5600A device, it is stated that "In this case... 4836 ispClock 5500 faq
How to create SVF file for programming Lattice devices using 3rd party testers? 4827 All CPLD faq Device Programming Diamond Programmer
How to program the FPGA for external SPI flash configuration mode? 4824 MachXO2 faq Device Programming
Why does Reveal analyzer can't connect to FPGA? 4818 MachXO2 faq Debugging Reveal
Can I follow the below sequence if all the bank voltages have same supply voltage... 4814 iCE40 Ultra faq
What causes the issue regarding EFB I2C timing spec of XO2/XO3? 4807 MachXO2 faq Other
Questions related to PLL spec of MachXO2: 4781 MachXO2 faq
For long CCU2D carry chain, why does the PAR breaks the connections and does not... 4769 MACHXO3 faq Implementation
How can I solve the synchronizing issue with the 500 Mbps DDR data by sampling data in... 2576 LatticeECP3 faq Architecture IO
Does SMPTE SDI IP handle the ancillary data? 2305 LatticeECP3 faq Lattice IP/Reference Design Tri-Rate SDI PHY
How can I Set Up Windows HyperTerminal using Tera Term for Windows 7 and later versions... 5018 MachXO2 faq Device Programming Deployment Tool
What is the XO2 decoupling capacitance? 5011 MachXO2 faq Customer Board Design
What option needs to be set in IPExpress in order to set defparam EFBInst_0.TC_OVERFLOW... 4995 MachXO2 faq Implementation IPExpress
What is SII9777's default EDID is HDMI 2.0 compliance? Why does it could not be... 4991 ASSP-Wired (Silicon Image) faq Architecture
What is the typical clock input rise and fall times? 4990 MachXO faq Customer Board Design
Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.