The SPI Flash Memory Controller IP Core provides an industry-standard interface between a central processing unit (CPU) and an off-chip SPI flash memory device.
The controller has two separate slave ports: Data Port AHB-lite interface and Control Port APB interface. Data Port can be used by the CPU to read from, or write to, any memory location within the SPI flash.