DisplayPort IP Core

DisplayPort TX and RX IP for Low Power FPGAs

Related Products

Related Applications


Newsletter Subscription

The Latticetm DisplayPorttm IP core is designed for transmission and reception of serial-digital video for consumer and professional displays. This IP helps you to implement a DisplayPort video interface as defined by the Video Electronics Standards Association (VESA) DisplayPort specifications. DisplayPort is a high-speed serial interface standard supported by industry leaders in consumer electronics high-definition television (HDTV), personal computer (PC) laptop, and PC monitors.

Resource Utilization details are available in the IP Core User Guide

Features

  • Selectable transmit/receive modes: Tx only, Rx only, and both Tx and Rx
  • Static lane rates of 1.62, 2.7, 5.4, and 8.1 Gbps
  • Static 1, 2, and 4 lanes support
  • Static pixels per clock (PPC): 4
  • Single stream transport (SST)

Block Diagram

DisplayPort IP Block DiagramExpand Image

Ordering Information

Device Family Part Number
Single Seat Annual Single Seat Perpetual
CertusPro-NX DPORT-CPNX-US DPORT-CPNX-UT

To download a full evaluation version of this IP, go to the IP Server in Lattice Radiant. This IP core supports Lattice’s IP hardware evaluation capability, which makes it possible to generate the IP core and operate in hardware for a limited time (approximately four hours) without requiring an IP license.

To find out how to purchase the DisplayPort IP core, please contact your local Lattice Sales Office.

Documentation

Quick Reference
Information Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
DisplayPort IP Core - User Guide
FPGA-IPUG-02236 1.3 6/26/2025 PDF 1010.6 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
DisplayPort IP Core - Release Notes
FPGA-RN-02071 1.0 6/27/2025 PDF 183.9 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

ABOUT LATTICE

SALES

SUPPORT

FOLLOW