Tightly-Coupled Memory (TCM) IP Core

Low-Latency Automatic Selection of the Best Memory Type

Our system is going under maintenance starting February 14, 2025 at 6:00 PM Pacific and ending February 15, 2025 at 12:00 AM Pacific. During this window, the website may not be reachable. For immediate assistance, please contact techsupport@latticesemi.com.

The Tightly-Coupled Memory (TCM) IP ensures low-latency automatic selection of the best memory type for user-selected application. The design is implemented in Verilog HDL.

Resource Utilization details are available in the IP Core User Guide.

Features

  • Configurable as single-port or dual-port memory
  • Core memory can be implemented as EBR , LRAM or Distributed RAM
  • Supports ROM and RAM mode
  • Supports byte enable configurable
  • Supports byte writes when used with compatible hardware

Block Diagram

Ordering Information

The Tightly-Coupled Memory IP Core is provided at no additional cost with Lattice Propel Builder.

Documentation

Quick Reference
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Tightly-Coupled Memory IP - Lattice Propel Builder 2024.2 User Guide
FPGA-IPUG-02270 1.0 12/20/2024 PDF 884.9 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.